Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32G0 Datasheet(PDF) 61 Page - STMicroelectronics

Part # STM32G0
Description  Arm® Cortex®-M0 32-bit MCU, up to 128 KB Flash, 36 KB RAM, 4x USART, timers, ADC, DAC, comm. I/Fs, 1.7-3.6V
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G0 Datasheet(HTML) 61 Page - STMicroelectronics

Back Button STM32G0 Datasheet HTML 57Page - STMicroelectronics STM32G0 Datasheet HTML 58Page - STMicroelectronics STM32G0 Datasheet HTML 59Page - STMicroelectronics STM32G0 Datasheet HTML 60Page - STMicroelectronics STM32G0 Datasheet HTML 61Page - STMicroelectronics STM32G0 Datasheet HTML 62Page - STMicroelectronics STM32G0 Datasheet HTML 63Page - STMicroelectronics STM32G0 Datasheet HTML 64Page - STMicroelectronics STM32G0 Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 135 page
background image
DS12232 Rev 4
61/135
STM32G071x8/xB
Electrical characteristics
107
Table 26. Typical current consumption in Run and Low-power run modes,
depending on code executed
Symbol
Parameter
Conditions
Typ
Unit
Typ
Unit
General
Code
Fetch
from(1)
25 °C
25 °C
IDD(Run)
Supply
current in
Run mode
Range 1;
fHCLK = fPLLRCLK =
64 MHz;
(2)
Reduced code(3)
Flash
memory
6.4
mA
100
μA/MHz
Coremark
6.2
97
Dhrystone 2.1
5.9
92
Fibonacci
4.6
71
While(1) loop
4.6
71
Reduced code(3)
SRAM
6.2
96
Coremark
6.2
97
Dhrystone 2.1
6.0
93
Fibonacci
6.2
96
While(1) loop
4.8
75
Range 2;
fHCLK = fHSI16 =
16 MHz,
PLL disabled,
(2)
Reduced code(3)
Flash
memory
1.5
94
Coremark
1.5
94
Dhrystone 2.1
1.5
91
Fibonacci
1.1
69
While(1) loop
1.1
69
Reduced code(3)
SRAM
1.5
91
Coremark
1.4
88
Dhrystone 2.1
1.4
84
Fibonacci
1.5
91
While(1) loop
1.1
69
IDD(LPRun)
Supply
current in
Low-power
run mode
fHCLK = fHSI16/8 =
2 MHz;
PLL disabled,
(2)
Reduced code(3)
Flash
memory
380
uA
190
uA/MHz
Coremark
395
198
Dhrystone 2.1
405
203
Fibonacci
385
193
While(1) loop
400
200
Reduced code(3)
SRAM
250
125
Coremark
245
123
Dhrystone 2.1
240
120
Fibonacci
250
125
While(1) loop
230
115
1. Prefetch and cache enabled when fetching from Flash. Code compiled with high optimization for space in SRAM.
2. VDD = 3.3 V, all peripherals disabled, cache enabled, prefetch disabled for execution in Flash and enabled in SRAM
3. Reduced code used for characterization results provided in Table 25.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com