PCF8545 datasheet(41/68 Pages) NXP

41 / 68 page

NXP Semiconductors

PCF8545

Universal LCD driver for multiplex rates up to 1:8

013aaa464

data bus

SUBADDRESS

DATA

Figure 32. Data transfer overview

The subaddress byte opens the communication with a read/write bit and a subaddress.

The subaddress is used to identify multiple devices on one SPI-bus.

Bit

Symbol

Value

Description

data read or write selection

write data

R/W

read data

6 to 5

SA[1:0]

subaddress; other codes cause the device to

ignore data transfer

4 to 0

unused

Table 30. Subaddress byte definition

After the subaddress byte, a control byte follows (see Section 8.1).

EXAMPLES

a) transmit two bytes of display RAM data

013aaa465

0 0 1

control byte

subaddress

RAM/command byte

RAM DATA

R/W = 0

0 0 1

b) transmit two command bytes

COMMAND

0 0 1

1 0

COMMAND

c) transmit one command byte and two display RAM date bytes

0 0

COMMAND

0 0 1

1 0

0 0

RAM DATA

Data transfers are terminated by de-asserting CE (set CE to logic 1).

Figure 33. SPI-bus write example

PCF8545

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 4 October 2021

41 / 68

PCF8545 Datasheet(PDF) 41 Page - NXP Semiconductors

PCF8545 Datasheet(HTML) 41 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL