Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PI6CBF18501 Datasheet(PDF) 3 Page - Diodes Incorporated

Part # PI6CBF18501
Description  Very Low Power 5-Output PCIe Fanout Buffer With On-chip Termination
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIODES [Diodes Incorporated]
Direct Link  http://www.diodes.com
Logo DIODES - Diodes Incorporated

PI6CBF18501 Datasheet(HTML) 3 Page - Diodes Incorporated

  PI6CBF18501 Datasheet HTML 1Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 2Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 3Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 4Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 5Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 6Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 7Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 8Page - Diodes Incorporated PI6CBF18501 Datasheet HTML 9Page - Diodes Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
3
A Product Line of
Diodes Incorporated
PI6CBF18501
www.diodes.com
October 2020
Diodes Incorporated
PI6CBF18501
Document Number DS43130 Rev 2-2
Pin#
Pin Name
Type
Description
21
OE1#
Input
CMOS Active low input for enabling Q1 pair. This pin has an internal pull-down.
1 = disable outputs, 0 = enable outputs
22
Q2+
Output
HCSL Differential true clock output
23
Q2-
Output
HCSL Differential complementary clock output
24
OE2#
Input
CMOS Active low input for enabling Q2 pair. This pin has an internal pull-down.
1 = disable outputs, 0 = enable outputs
25
VDDA
Power
Power supply for analog circuitry
27
Q3+
Output
HCSL Differential true clock output
28
Q3-
Output
HCSL Differential complementary clock output
29
OE3#
Input
CMOS Active low input for enabling Q3 pair. This pin has an internal pull-down.
1 = disable outputs, 0 = enable outputs
33
Q4+
Output
HCSL Differential true clock output
34
Q4-
Output
HCSL Differential complementary clock output
35
OE4#
Input
CMOS Active low input for enabling Q4 pair. This pin has an internal pull-down.
1 = disable outputs, 0 = enable outputs
40
PD#
Input
CMOS
Input notifies device to sample latched inputs and start up on first high asser-
tion. Low enters Power Down Mode, subsequent high assertions exit Power
Down Mode. This pin has internal pull-up resistor.
41
EPAD
Power
Connect to Ground
Pin Description Cont.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com