MMPF0100_V01 datasheet(29/137 Pages) NXP

29 / 137 page

NXP Semiconductors

PF0100

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

6.4.1.3

Standby mode

• Depending on STANDBY pin configuration, standby is entered when the STANDBY pin is asserted. This is typically used for low-

power mode of operation.

• When STANDBY is de-asserted, standby mode is exited.

A product may be designed to go into a low-power mode after periods of inactivity. The STANDBY pin is provided for board level control

of going in and out of such deep sleep modes (DSM).

When a product is in DSM, it may be able to reduce the overall platform current by lowering the regulator output voltage, changing the

operating mode of the regulators or disabling some regulators. The configuration of the regulators in standby is pre-programmed through

the I2C interface.

Note that the STANDBY pin is programmable for active high or active low polarity, and decoding of a standby event takes into account

the programmed input polarity as shown in Table 23. When the PF0100 is powered up first, regulator settings for the standby mode are

mirrored from the regulator settings for the on mode. To change the STANDBY pin polarity to Active Low, set the STANDBYINV bit via

software first, and then change the regulator settings for Standby mode as required. For simplicity, STANDBY generally is referred to as

active high throughout this document.

Since STANDBY pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond

to the pin level changes. A programmable delay is provided to hold off the system response to a standby event. This allows the processor

and peripherals some time after a standby instruction has been received to terminate processes to facilitate seamless entering into

standby mode.

When enabled (STBYDLY = 01, 10, or 11) per Table 24, STBYDLY delays the standby initiated response for the entire IC, until the

STBYDLY counter expires.

An allowance should be made for three additional 32 k cycles required to synchronize the standby event.

6.4.1.4

Sleep mode

• Depending on PWRON pin configuration, sleep mode is entered when PWRON is de-asserted and SWxOMODE bit is set.

• To exit sleep mode, assert the PWRON pin.

In the sleep mode, the regulator uses the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/

B, and SW4. The activated regulators maintains settings for this mode and voltage until the next turn-on event. Table 25 shows the control

bits in sleep mode. During sleep mode, interrupts are active and the INTB pin reports any unmasked fault event.

Table 23. Standby pin and polarity control

STANDBY (pin)(37)

STANDBYINV (I2C bit)(38)

STANDBY control (36)

Notes

36.

STANDBY = 0: System is not in standby, STANDBY = 1: System is in standby

37.

The state of the STANDBY pin only has influence in on mode.

38.

Bit 6 in power control register (ADDR - 0x1B)

Table 24. STANDBY delay - initiated response

STBYDLY[1:0](39)

Function

No delay

One 32 k period (default)

Two 32 k periods

Three 32 k periods

Notes

39.

Bits [5:4] in power control register (ADDR - 0x1B)

MMPF0100 Datasheet(PDF) 29 Page - NXP Semiconductors

MMPF0100 Datasheet(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL