SC16IS741AIPW datasheet(4/55 Pages) NXP

4 / 55 page

SC16IS741A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 18 March 2013

4 of 55

NXP Semiconductors

SC16IS741A

Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR

Pinning information

6.1 Pinning

6.2 Pin description

a. I2C-bus interface

b. SPI interface

Fig 3.

Pin configuration for TSSOP16

SC16IS741AIPW

VDD

XTAL2

XTAL1

RESET

n.c.

SCL

SDA

CTS

IRQ

RTS

I2C

VSS

002aah541

SC16IS741AIPW

VDD

XTAL2

XTAL1

RESET

SCLK

VSS

CTS

IRQ

RTS

SPI

VSS

002aah542

Table 3.

Pin description

Symbol

Type Description

VDD

power supply

CS/A0

SPI chip select or I2C-bus device address select A0. If SPI

configuration is selected by I2C/SPI pin, this pin is the SPI chip select

pin (Schmitt-trigger, active LOW). If I2C-bus configuration is selected

by I2C/SPI pin, this pin along with A1 pin allows user to change the

device’s base address.

SI/A1

SPI data input pin or I2C-bus device address select A1. If SPI

configuration is selected by I2C/SPI pin, this is the SPI data input pin.

If I2C-bus configuration is selected by I2C/SPI pin, this pin along with

A0 pin allows user to change the device’s base address. To select the

device address, please refer to Table 29.

SPI data output pin. If SPI configuration is selected by I2C/SPI pin,

this is a 3-stateable output pin. If I2C-bus configuration is selected by

I2C/SPI pin, this pin function is undefined and must be left as n.c. (not

connected).

SCL/SCLK

I2C-bus or SPI input clock.

SDA

I/O

I2C-bus data input/output, open-drain if I2C-bus configuration is

selected by I2C/SPI pin. If SPI configuration is selected then this pin

is an undefined pin and must be connected to VSS.

IRQ

Interrupt (open-drain, active LOW). Interrupt is enabled when

interrupt sources are enabled in the Interrupt Enable Register (IER).

Interrupt conditions include: change of state of the input pins, receiver

errors, available receiver buffer data, available transmit buffer space,

or when a modem status flag is detected. An external resistor (1 k



for 3.3V, 1.5k

 for 2.5 V) must be connected between this pin and

VDD.

I2C/SPI

I2C-bus or SPI interface select. I2C-bus interface is selected if this pin

is at logic HIGH. SPI interface is selected if this pin is at logic LOW.

SC16IS741AIPW Datasheet(PDF) 4 Page - NXP Semiconductors

SC16IS741AIPW Datasheet(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL