Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16F616-E/ML Datasheet(PDF) 96 Page - Cirrus Logic

Part # PIC16F616-E/ML
Description  14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  APEX [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo APEX - Cirrus Logic

PIC16F616-E/ML Datasheet(HTML) 96 Page - Cirrus Logic

Back Button PIC16F616-E/ML Datasheet HTML 92Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 93Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 94Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 95Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 96Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 97Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 98Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 99Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 100Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 172 page
background image
PIC16F616/16HV616
DS41288A-page 94
Preliminary
© 2006 Microchip Technology Inc.
10.4.6
PROGRAMMABLE DEAD-BAND
DELAY MODE
In half-bridge applications where all power switches are
modulated at the PWM frequency, the power switches
normally require more time to turn off than to turn on. If
both the upper and lower power switches are switched
at the same time (one turned on, and the other turned
off), both switches may be on for a short period of time
until one switch completely turns off. During this brief
interval, a very high current (shoot-through current) will
flow through both power switches, shorting the bridge
supply. To avoid this potentially destructive shoot-
through current from flowing during switching, turning
on either of the power switches is normally delayed to
allow the other switch to completely turn off.
In Half-Bridge mode, a digitally programmable dead-
band delay is available to avoid shoot-through current
from destroying the bridge power switches. The delay
occurs at the signal transition from the non-active state
to the active state. See Figure 10-16 for illustration.
The lower seven bits of the associated PWM1CON
register (Register 10-3) sets the delay period in terms
of microcontroller instruction cycles (TCY or 4 TOSC).
FIGURE 10-16:
EXAMPLE OF HALF-
BRIDGE PWM OUTPUT
FIGURE 10-17:
EXAMPLE OF HALF-BRIDGE APPLICATIONS
Period
Pulse Width
td
td
(1)
P1A(2)
P1B(2)
td = Dead-Band Delay
Period
(1)
(1)
Note 1:
At this time, the TMR2 register is equal to the
PR2 register.
2:
Output signals are shown as active-high.
P1A
P1B
FET
Driver
FET
Driver
V+
V-
Load
+
V
-
+
V
-
Standard Half-Bridge Circuit (“Push-Pull”)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com