Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16F616-E/ML Datasheet(PDF) 147 Page - Cirrus Logic

Part # PIC16F616-E/ML
Description  14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  APEX [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo APEX - Cirrus Logic

PIC16F616-E/ML Datasheet(HTML) 147 Page - Cirrus Logic

Back Button PIC16F616-E/ML Datasheet HTML 143Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 144Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 145Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 146Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 147Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 148Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 149Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 150Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 151Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 172 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS41288A-page 145
PIC16F616/16HV616
TABLE 15-4:
RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS
Standard Operating Conditions (unless otherwise stated)
Operating Temperature
-40°C
≤ TA ≤ +125°C
Param
No.
Sym
Characteristic
Min
Typ†
Max
Units
Conditions
30
TMCLMCLR Pulse Width (low)
2
5
—
—
—
—
μs
μs
VDD = 5V, -40°C to +85°C
VDD = 5V
31
TWDT
Watchdog Timer Time-out
Period (No Prescaler)
10
10
16
16
29
31
ms
ms
VDD = 5V, -40°C to +85°C
VDD = 5V
32
TOST
Oscillation Start-up Timer
Period(1, 2)
—
1024
—
TOSC (NOTE 3)
33*
TPWRT
Power-up Timer Period
40
65
140
ms
34*
TIOZ
I/O High-impedance from
MCLR Low or Watchdog Timer
Reset
——
2.0
μs
35
VBOR
Brown-out Reset Voltage
2.0
—
2.2
V
(NOTE 4)
36*
VHYST
Brown-out Reset Hysteresis
—
50
—
mV
37*
TBOR
Brown-out Reset Minimum
Detection Period
100
—
—
μsVDD ≤ VBOR
*
These parameters are characterized but not tested.
† Data in ‘Typ’ column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1:
Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values
are based on characterization data for that particular oscillator type under standard operating conditions
with the device executing code. Exceeding these specified limits may result in an unstable oscillator oper-
ation and/or higher than expected current consumption. All devices are tested to operate at ‘min’ values
with an external clock applied to the OSC1 pin. When an external clock input is used, the ‘max’ cycle time
limit is ‘DC’ (no clock) for all devices.
2:
By design.
3:
Period of the slower clock.
4:
To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as
possible. 0.1
μF and 0.01 μF values in parallel are recommended.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com