Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HT95C40P Datasheet(PDF) 25 Page - Holtek Semiconductor Inc

Part # HT95C40P
Description  CID Type Phone 8-Bit MCU
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT95C40P Datasheet(HTML) 25 Page - Holtek Semiconductor Inc

Back Button HT95C40P Datasheet HTML 21Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 22Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 23Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 24Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 25Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 26Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 27Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 28Page - Holtek Semiconductor Inc HT95C40P Datasheet HTML 29Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 51 page
background image
HT95CXXX
Rev. 1.50
25
May 26, 2005
R D E T 1
R I N G F
R _ D E T
V D D
C 1
R T I M E
R 1
L i n e
P r o t e c t i o n
N e t w o r k
T I P
R I N G
Ring or Line Reversal Detect
When no signal is present on the telephone line, RDET1
will be at GND and RTIME is pulled to VDD by R1. If a
line reversal occurs, the RDET1 pin will become high.
This causes RTIME and internal signal R_DET to be
pulled low. The C1 and R1 ensure that the R_DET signal
is low during such a time, so that processor can detect it.
When a ring occurs on the line, internal signal R_DET is
permanently low, indicating the envelope of the ring. If
the frequency of the ring must be measured, C1 may be
removed, RTIME and R_DET inverter follow RDET1.
The flag RDETF will go high when the R_DET signal fall-
ing edge is detected. This may cause a peripheral inter-
rupt if RMSK is 0 and the peripheral interrupt is enabled
(EPERI=1).
FSK Data Output
The FSK decoder will decode the FSK signal on the TIP
and RING line and produce two kinds of data formats,
the serial data and the 8-bit packet data. It also provides
the FSK carrier detection signal.
To enable the FSK decoder, the F_PWDN should be
written as 0. Once the FSK carrier signal is detected, the
flag CDETF will be set to 1. This may cause a peripheral
interrupt if CMSK is 0 and the peripheral interrupt is en-
abled.
The serial FSK data is present in two formats: RAW data
and COOK data, and could be monitored by the flag
DOUT, DOUTC, respectively.
The flag DOUT presents the output of the decoder when
the decoder is at operation mode. This data stream in-
cludes the alternate 1 and 0 pattern, the marking and
the data.
The flag DOUTC presents the output of the decoder
when the decoder is at operation mode. This data
stream is like the DOUT flag but does not include the al-
ternate 1 and 0 pattern.
If the FSK data is not detected, the DOUT and DOUTC
are held high.
Beside the serial data, the decoder also provides FSK
packet data. When decoder receives an FSK signal, it
will packet 10 bits data to 8 bits data, the first and 10th
bits will be discarded. When the 8-bit packet data is
valid, it will be stored in the FSK data register FSKD, the
FSK packet data interrupt flag FSKF will be set to 1. This
may cause a peripheral interrupt if FMSK is 0 and the
peripheral interrupt is enabled. The FSK packet source
could be DOUT or DOUTC, selected by FSKSEL. Note
that the start bit of the 10 packet bit should be 0, so the
MARK signal (one of the FSK data signals) will not be
packeted.
To detect the carrier signal or decode the serial data or
packet 10-bit data to 8-bit data, the operation mode of
the controller must be selected in Normal mode (proces-
sor running with 3.58MHz). When the operation mode is
Green or Sleep, FSK decoder will decode the wrong sig-
nal. However, when the operation mode is Green or
Sleep mode and the FSK decoder is at power down
mode (F_PWDN=1), the ring and line reversal detect is
still functional.
R i n g S i g n a l
0 1 0 1 0 1 . . . 1 1 1 1 1 . . .
F S K D A T A
* 5 5 . . . . . .
S y n c S i g n a l
M a r k S i g n a l
D A T A S i g n a l
8 - b i t P a c k e t e d F S K D A T A
C o o k e d D A T A
R a w D A T A
3 . 5 8 M H z
R D E T F
F _ P W D N
C L O C K
D O U T
D O U T C
F S K D a t a
2 S
0 . 5 S
0 . 5 S
C l e a r e d b y S o f t w a r e
t S U P D
S o f t w a r e C o n t r o l
Note:
²*² If the flag FSKSEL=1, the sync signal data will not be packeted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com