35 / 48 page
SigmaTel, Inc.
Data Sheet
STAC9721
35
04/07/00
04/07/00
9.4 Data Setup and Hold (50pF external load)
Figure 16. Data Setup and Hold
BIT_CLK
SDATA_IN
SDATA_OUT
SYNC
Tsetup
Thold
Tsetup
Thold
Table 26. Data Setup and Hold
Parameter
Symbol
Min
Typ
Max
Units
Setup to falling edge of BIT_CLK
Tsetup
10
-
-
ns
Hold from falling edge of BIT_CLK
Thold
10
-
-
ns
Note 1: Setup and hold time parameters for SDATA_IN are with respect to the AC'97 controller.
9.5 Signal Rise and Fall Times - (50pF external load; from 10% to 90% of Vdd)
Figure 17. Signal Rise and Fall Times
BIT_CLK
SDATA_IN
Triseclk
Tfallclk
Trisedin
Tfalldin
Table 27. Signal Rise and Fall Times
Parameter
Symbol
Min
Typ
Max
Units
BIT_CLK rise time
Triseclk
2
-
6
ns
BIT_CLK fall time
Tfallclk
2
-
6
ns
SDATA_IN rise time
Trisedin
2
-
6
ns
SDATA_IN fall time
Tfalldin
2
-
6
ns
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
