Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTM8060 Datasheet(PDF) 13 Page - Analog Devices

Part # LTM8060
Description  40VIN, Dual 500mA or Single 1A Ultralow Noise, Ultrahigh PSRR μModule Regulator
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTM8060 Datasheet(HTML) 13 Page - Analog Devices

Back Button LTM8060 Datasheet HTML 9Page - Analog Devices LTM8060 Datasheet HTML 10Page - Analog Devices LTM8060 Datasheet HTML 11Page - Analog Devices LTM8060 Datasheet HTML 12Page - Analog Devices LTM8060 Datasheet HTML 13Page - Analog Devices LTM8060 Datasheet HTML 14Page - Analog Devices LTM8060 Datasheet HTML 15Page - Analog Devices LTM8060 Datasheet HTML 16Page - Analog Devices LTM8060 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
LTM8080
13
Rev. 0
For more information www.analog.com
PGFBn (Pins G3, G4): Power Good Feedback. The PG pins
pull high if PGFB increases beyond 300mV on its rising
edge, with 7mV hysteresis on its falling edge. Connecting
an external resistor divider between VOUTn, PGFB, and
GND sets the programmable power good threshold with
the following transfer function: 0.3V • (1 + RPG1,3/RPG2,4).
As discussed in the Applications Information section,
PGFB activates fast start-up circuitry. Tie PGFB to VBUS
if power good and fast start-up functionalities are not
needed. A parasitic substrate diode exists between PGFB
and GND pins; do not drive PGFB more than 0.3V below
GND during normal operation or a fault condition.
VSNSn (Pins H2, H5): Output Sense. These pins are the
noninverting input to the error amplifier of the LDO. Kelvin
connects VSNSn directly to the output capacitor and the
load for optimal transient performance and load regula-
tion. Also, tie the GND connections of the output capacitor
and the SET pin capacitor directly together. A parasitic
substrate diode exists between VSNSn and GND pins; do
not drive VSNSn more than 0.3V below GND during regular
operation or a fault condition.
SETn (Pins H3, H4): These pins are the inverting input
of the error amplifier and the regulation set-point for
the LDOs. SET sources a precision 100µA current that
flows through an external resistor connected between
SET and GND. VSET = ISET • RSET determines the LDO’s
output voltage. The output voltage range is from zero to
8V. Adding a capacitor from SET to GND improves noise,
PSRR, and transient response at the expense of increased
start-up time. For optimum load regulation, Kelvin con-
nects the ground side of the SET pin resistor directly to
the load. A parasitic substrate diode exists between SET
and GND pins; do not drive SET more than 0.3V below
GND during regular operation or a fault condition.
PIN FUNCTIONS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com