7-OUTPUT 1.5V PCIE GEN1-2-3 FANOUT BUFFER WITH ZO=100OHMS

6

MARCH 8, 2017

9DBU0741 DATASHEET

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating

Conditions

TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS NOTES

Supply Voltage

VDDx

Supply voltage for core and analog

1.425

1.5

1.575

V

Output Supply Voltage

VDDIO

Low Voltage Supply LP-HCSL Outputs

0.95

1.05-1.5

1.575

V

Commercial range

0

25

70

°C

1

Industrial range

-40

25

85

°C

1

Input High Voltage

VIH

Single-ended inputs, except SMBus

0.75 VDD

VDD + 0.3

V

Input Mid Voltage

VIM

Single-ended tri-level inputs ('_tri' suffix)

0.4 VDD

0.6 VDD

V

Input Low Voltage

VIL

Single-ended inputs, except SMBus

-0.3

0.25 VDD

V

IIN

Single-ended inputs, VIN = GND, VIN = VDD

-5

5

µA

IINP

Single-ended inputs

VIN = 0 V; Inputs with internal pull-up resistors

VIN = VDD; Inputs with internal pull-down resistors

-200

200

µA

Input Frequency

Fin

1

167

MHz

2

Pin Inductance

Lpin

7nH

1

CIN

Logic Inputs, except DIF_IN

1.5

5

pF

1

CINDIF_IN

DIF_IN differential clock inputs

1.5

2.7

pF

1,5

COUT

Output pin capacitance

6

pF

1

Clk Stabilization

TSTAB

From VDD Power-Up and after input clock

stabilization or de-assertion of PD# to 1st clock

1ms

1,2

Input SS Modulation

Frequency PCIe

fMODINPCIe

Allowable Frequency for PCIe Applications

(Triangular Modulation)

30

33

kHz

Input SS Modulation

Frequency non-PCIe

fMODIN

Allowable Frequency for non-PCIe Applications

(Triangular Modulation)

066

kHz

OE# Latency

tLATOE#

DIF start after OE# assertion

DIF stop after OE# deassertion

1

3

clocks

1,3

Tdrive_PD#

tDRVPD

DIF output enable after

PD# de-assertion

300

µs

1,3

Tfall

tF

Fall time of single-ended control inputs

5

ns

2

Trise

tR

Rise time of single-ended control inputs

5

ns

2

SMBus Input Low Voltage

VILSMB

0.6

V

SMBus Input High Voltage

VIHSMB

VDDSMB = 3.3V, see note 4 for VDDSMB < 3.3V

2.1

3.3

V

4

SMBus Output Low Voltage

VOLSMB

@ IPULLUP

0.4

V

SMBus Sink Current

IPULLUP

@ VOL

4mA

Nominal Bus Voltage

VDDSMB

Bus Voltage

1.425

3.3

V

SCLK/SDATA Rise Time

tRSMB

(Max VIL - 0.15) to (Min VIH + 0.15)

1000

ns

1

SCLK/SDATA Fall Time

tFSMB

(Min VIH + 0.15) to (Max VIL - 0.15)

300

ns

1

SMBus Operating

Frequency

fMAXSMB

Maximum SMBus operating frequency

400

kHz

6

1 Guaranteed by design and characterization, not 100% tested in production.

2 Control input must be monotonic from 20% to 80% of input swing.

3 Time from deassertion until outputs are > 200 mV.

4 For V

DDSMB < 3.3V, VIHSMB >= 0.8xVDDSMB.

5 DIF_IN input.

6 The differential input clock must be running for the SMBus to be active.

Input Current

Capacitance

Ambient Operating

Temperature

TAMB