STM32H7B0AB datasheet(99/205 Pages) STMICROELECTRONICS

99 / 205 page

Table 59. EMI characteristics for fHSE = 8 MHz and fHCLK = 64 MHz

Symbol Parameter

Conditions

Monitored frequency band Value

Unit

SEMI

Peak(1)

VDD = 3.6 V, TA = 25 °C, LQFP64 package, compliant with IEC 61967-2

0.1 to 30 MHz

dBµV

30 to 130 MHz

–1

130 MHz to 1 GHz

1 GHz to 2 GHz

Level(2)

0.1 GHz to 2 GHz

2.5

1. Refer to the EMI radiated test chapter of application note AN1709 "EMC design guide for STM8, STM32 and Legacy MCUs" available from

the ST website www.st.com..

2. Refer to the EMI level classification chapter of application note AN1709 "EMC design guide for STM8, STM32 and Legacy MCUs" available

from the ST website www.st.com.

6.3.14

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to

determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to

each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002

standards.

Table 60. ESD absolute maximum ratings

Symbol

Ratings

Conditions

Packages

Class

Maximum

value

Unit

VESD(HBM)

Electrostatic discharge voltage

(human body model)

TA = +25 °C conforming to ANSI/ESDA/

JEDEC JS-001

Packages with

SMPS

1000(2)

Packages without

SMPS

2000

VESD(CDM)

Electrostatic discharge voltage

(charge device model)

TA = +25 °C conforming to ANSI/ESDA/

JEDEC JS-002

All LQFP packages

250

All BGA packages

C2a

500

1. Guaranteed by characterization results.

2. The electrostatic discharge is 2000 V for all pins, except VFBSMPS, for which the test fails at 2000 V and passes at 1600 V.

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

•

A supply overvoltage is applied to each power supply pin

•

A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 61. Electrical sensitivities

Symbol

Parameter

Conditions

Class

Static latchup class

TJ= +130 °C, conforming to JESD78

II level A

STM32H7B0xB

Operating conditions

DS13196 - Rev 7

page 99/205

STM32H7B0AB Datasheet(PDF) 99 Page - STMicroelectronics

STM32H7B0AB Datasheet(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL