VN9D5D20F datasheet(21/96 Pages) STMICROELECTRONICS

21 / 96 page

Figure 9. SPI read operation

SDI

SDO

CSN

(16bit)

Don’t care

(16bit)

Data

MSB

LSB

MSB Address

(8bit)

Global Status Byte

Command Byte

LSB

MSB

GADG311020171215MT

Read and clear status command

The read and clear status operation is used to clear the content of the addressed status register (see

Table 23. RAM memory map). A read and clear status operation with address 0x3Fh clears all Status registers

simultaneously.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to

determine which register content is read and the payload bits set to 1 into the data byte determine the bits into the

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the

serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the

addressed register.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register

contents are frozen during SPI communication.

Figure 10. SPI read and clear operation

CSN

SDI

SDO

Global Status byte

MSB

LSB

Data byte

MSB

LSB

Command byte

MSB

Address

LSB

Data byte

MSB

LSB

(16 bits)

(8 bits)

GADG1010171505PS

Read device information

Specific information can be read but not modified during this mode. Accessible data can be seen in Table 1.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to

determine which information is read whilst the other two data bytes are "don’t care".

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the

serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the

addressed register and the third byte is 0x00.

Note:

ROM is based on the 8-bit registers, then even if 16 bits are returned, only the second byte contains the

addressed ROM register.

VN9D5D20F

SPI protocol

DS12936 - Rev 6

page 21/96

VN9D5D20F Datasheet(PDF) 21 Page - STMicroelectronics

VN9D5D20F Datasheet(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL