DA16200 datasheet(67/154 Pages) RENESAS

67 / 154 page

DA16200

Ultra Low Power Wi-Fi SoC

Datasheet

Revision 3.6

04-Jan-2023

CFR0011-120-00

67 of 153

9.8

ADC (Aux 12-bit)

9.8.1

Overview

DA16200 includes a high precision, ultra-low power, and wide dynamic range SAR ADC with a 12-bit

resolution. It has a 4-channel single-end ADC.

Analog input is measured by four pins from GPIOA0 to GPIOA3, and pin selection is changed

through the register setting.

Figure 45 shows the control block diagram.

ADC

12b

Max : 1Ms

Counter

16-bit

Ready

CH_SEL

VI_N[1]

VI_N[2]

VI_N[3]

VI_N[4]

Figure 45: ADC Control Block Diagram

9.8.2

Timing Diagram

The input is digitized at a maximum of 1.0 Msps throughput rate. And the maximum input clock rate is

15 MHz.

Figure 46 shows the conversion timing, and Table 52 describes the DC specifications.

Figure 46: 12-bit ADC Timing Diagram

CLK

15MHz

SAMPLE

CLKOUT

AUXADC_EN

OSC_EN

D<11:0>

15*CLK

N+1

15*CLK

N+2

15*CLK

N+3

15*CLK

N+4

N+1

N+2

N+3

15*CLK

DA16200 Datasheet(PDF) 67 Page - Renesas Technology Corp

DA16200 Datasheet(HTML) 67 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL