Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P80C552IFA Datasheet(PDF) 16 Page - NXP Semiconductors

Part # P80C552IFA
Description  Single-chip 8-bit microcontroller
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P80C552IFA Datasheet(HTML) 16 Page - NXP Semiconductors

Back Button P80C552IFA Datasheet HTML 12Page - NXP Semiconductors P80C552IFA Datasheet HTML 13Page - NXP Semiconductors P80C552IFA Datasheet HTML 14Page - NXP Semiconductors P80C552IFA Datasheet HTML 15Page - NXP Semiconductors P80C552IFA Datasheet HTML 16Page - NXP Semiconductors P80C552IFA Datasheet HTML 17Page - NXP Semiconductors P80C552IFA Datasheet HTML 18Page - NXP Semiconductors P80C552IFA Datasheet HTML 19Page - NXP Semiconductors P80C552IFA Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 23 page
background image
Philips Semiconductors
Product data
80C552/83C552
Single-chip 8-bit microcontroller with 10-bit A/D,
capture/compare timer, high-speed outputs, PWM
2002 Sep 03
16
EXPLANATION OF THE AC SYMBOLS
Each timing symbol has five characters. The first character is always
‘t’ (= time). The other characters, depending on their positions,
indicate the name of a signal or the logical status of that signal. The
designations are:
A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE
P – PSEN
Q – Output data
R– RD signal
t – Time
V – Valid
W– WR signal
X – No longer a valid logic level
Z – Float
Examples: tAVLL = Time for address valid to
ALE low.
tLLPL = Time for ALE low to
PSEN low.
SU01694
tPXIZ
ALE
PSEN
PORT 0
PORT 2
A8–A15
A8–A15
A0–A7
A0–A7
tAVLL
tPXIX
tLLAX
INSTR IN
tPLIV
tLHLL
tPLPH
tLLIV
tPLAZ
tLLPL
tAVIV
Figure 2. External Program Memory Read Cycle
SU01695
ALE
PSEN
PORT 0
PORT 2
RD
A0–A7
FROM RI OR DPL
DATA IN
A0–A7 FROM PCL
INSTR IN
P2.0–P2.7 OR A8–A15 FROM DPH
A8–A15 FROM PCH
tWHLH
tLLDV
tLLWL
tRLRH
tLLAX
tRLAZ
tAVLL
tRHDX
tRHDZ
tAVWL
tAVDV
tRLDV
Figure 3. External Data Memory Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com