Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P80C552IFA Datasheet(PDF) 15 Page - NXP Semiconductors

Part # P80C552IFA
Description  Single-chip 8-bit microcontroller
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P80C552IFA Datasheet(HTML) 15 Page - NXP Semiconductors

Back Button P80C552IFA Datasheet HTML 11Page - NXP Semiconductors P80C552IFA Datasheet HTML 12Page - NXP Semiconductors P80C552IFA Datasheet HTML 13Page - NXP Semiconductors P80C552IFA Datasheet HTML 14Page - NXP Semiconductors P80C552IFA Datasheet HTML 15Page - NXP Semiconductors P80C552IFA Datasheet HTML 16Page - NXP Semiconductors P80C552IFA Datasheet HTML 17Page - NXP Semiconductors P80C552IFA Datasheet HTML 18Page - NXP Semiconductors P80C552IFA Datasheet HTML 19Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 24 page
background image
Philips Semiconductors
Product specification
80C552/83C552
Single-chip 8-bit microcontroller
1998 Aug 13
15
AC ELECTRICAL CHARACTERISTICS (Continued)
SYMBOL
PARAMETER
INPUT
OUTPUT
I2C Interface (Refer to Figure 9)
tHD;STA
START condition hold time
≥ 14 tCLCL
> 4.0
µs 1
tLOW
SCL low time
≥ 16 tCLCL
> 4.7
µs 1
tHIGH
SCL high time
≥ 14 tCLCL
> 4.0
µs 1
tRC
SCL rise time
≤ 1µs
– 2
tFC
SCL fall time
≤ 0.3µs
< 0.3
µs 3
tSU;DAT1
Data set-up time
≥ 250ns
> 20 tCLCL – tRD
tSU;DAT2
SDA set-up time (before rep. START cond.)
≥ 250ns
> 1
µs 1
tSU;DAT3
SDA set-up time (before STOP cond.)
≥ 250ns
> 8 tCLCL
tHD;DAT
Data hold time
≥ 0ns
> 8 tCLCL – tFC
tSU;STA
Repeated START set-up time
≥ 14 tCLCL
> 4.7
µs 1
tSU;STO
STOP condition set-up time
≥ 14 tCLCL
> 4.0
µs 1
tBUF
Bus free time
≥ 14 tCLCL
> 4.7
µs 1
tRD
SDA rise time
≤ 1µs
– 2
tFD
SDA fall time
≤ 0.3µs
< 0.3
µs 3
NOTES:
1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1
µs.
3. Spikes on the SDA and SCL lines with a duration of less than 3 tCLCL will be filtered out. Maximum capacitance on bus-lines SDA and
SCL = 400pF.
4. tCLCL = 1/fOSC = one oscillator clock period at pin XTAL1. For 62ns, 42ns, 33.3ns < tCLCL < 285ns (16MHz, 24MHz, 30MHz > fOSC >
1.2MHz) the SI01 interface meets the I2C-bus specification for bit-rates up to 100 kbit/s.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com