MSP3457G datasheet(13/81 Pages) MICRONAS

13 / 81 page

PRELIMINARY DATA SHEET

MSP 34x7G

Micronas

2.6. SCART Signal Routing

2.6.1. SCART DSP In and SCART Out Select

The SCART DSP Input Select and SCART Output

Select blocks include switching facilities. The switches

are controlled by the ACB user register (see page 28).

2.6.2. Stand-by Mode

If the MSP 34x7G is switched off by first pulling

STANDBYQ low and then (after >1

µs delay) switching

off

DVSUP

and

AVSUP,

but

keeping

AHVSUP

(‘Stand-by’-mode), the SCART switches maintain

their position and function. This allows the copying

from SCART-input to SCART-output in the TV set’s

stand-by mode.

In case of power on or starting from stand-by (switch-

ing on the DVSUP and AVSUP, RESETQ going high

2 ms later), all internal registers except the ACB regis-

ter (page 28) are reset to the default configuration (see

Table 3–5 on page 17). The reset position of the ACB

into the Baseband Processing part. By transmitting the

ACB register first, the reset state can be redefined.

2.7. Digital Control I/O Pins and

Status Change Indication

The static level of the digital input/output pins

D_CTR_I/O_0/1 is switchable between HIGH and

LOW via the I2C-bus by means of the ACB register

(see page 28). This enables the controlling of external

hardware switches or other devices via I2C-bus.

The digital input/output pins can be set to high imped-

ance by means of the MODUS register (see page 21).

In this mode, the pins can be used as input. The cur-

rent state can be read out of the STATUS register (see

page 22).

Optionally, the pin D_CTR_I/O_1 can be used as an

interrupt request signal to the controller, indicating any

changes in the read register STATUS. This makes poll-

ing unnecessary; I2C-bus interactions are reduced to a

minimum (see STATUS register on page 22 and

MODUS register on page 21).

2.8. Clock PLL Oscillator and

Crystal Specifications

The MSP 34x7G derives all internal system clocks

from the 18.432-MHz oscillator. In NICAM mode, the

clock is phase-locked to the corresponding source.

For proper performance, the MSP clock oscillator

requires a 18.432-MHz crystal. Note, that for the

phase-locked mode (NICAM), crystals with tighter tol-

erance are required.

MSP3457G Datasheet(PDF) 13 Page - Micronas

MSP3457G Datasheet(HTML) 13 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL