Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9705BCPZ Datasheet(PDF) 28 Page - Analog Devices

Part # AD9705BCPZ
Description  8-/10-/12-/14-Bit, 175 MSPS TxDAC D/A Converters
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9705BCPZ Datasheet(HTML) 28 Page - Analog Devices

Back Button AD9705BCPZ Datasheet HTML 24Page - Analog Devices AD9705BCPZ Datasheet HTML 25Page - Analog Devices AD9705BCPZ Datasheet HTML 26Page - Analog Devices AD9705BCPZ Datasheet HTML 27Page - Analog Devices AD9705BCPZ Datasheet HTML 28Page - Analog Devices AD9705BCPZ Datasheet HTML 29Page - Analog Devices AD9705BCPZ Datasheet HTML 30Page - Analog Devices AD9705BCPZ Datasheet HTML 31Page - Analog Devices AD9705BCPZ Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 52 page
background image
AD9704/AD9705/AD9706/AD9707
Rev. 0 | Page 28 of 52
TERMINOLOGY
Linearity Error (Also Called Integral Nonlinearity or INL)
INL is defined as the maximum deviation of the actual analog
output from the ideal output, determined by a straight line
drawn from zero to full scale.
Differential Nonlinearity (DNL)
DNL is the measure of the variation in analog value, normalized
to full scale, associated with a 1 LSB change in digital input code.
Monotonicity
A digital-to-analog converter is monotonic if the output either
increases or remains constant as the digital input increases.
Offset Error
The deviation of the output current from the ideal of zero is
called the offset error. For IOUTA, 0 mA output is expected
when the inputs are all 0s. For IOUTB, 0 mA output is expected
when all inputs are set to 1.
Gain Error
Gain error is the difference between the actual and ideal output
span. The actual span is determined by the output when all inputs
are set to 1, minus the output when all inputs are set to 0. The
ideal gain is calculated using the measured VREF. Therefore,
the gain error does not include effects of the reference.
Output Compliance Range
Output compliance range is the range of allowable voltage at the
output of a current output DAC. Operation beyond the maximum
compliance limits can cause either output stage saturation or
breakdown, resulting in nonlinear performance.
Temperature Drift
Temperature drift is specified as the maximum change from the
ambient (25°C) value to the value at either TMIN or TMAX. For offset
and gain drift, the drift is reported in ppm of full-scale range (FSR)
per °C. For reference drift, the drift is reported in ppm per °C.
Power Supply Rejection
Power supply rejection is the maximum change in the full-scale
output as the supplies are varied from nominal to minimum
and maximum specified voltages.
Settling Time
Settling time is the time required for the output to reach and
remain within a specified error band about its final value,
measured from the start of the output transition.
Glitch Impulse
Asymmetrical switching times in a DAC give rise to undesired
output transients that are quantified by a glitch impulse. It is
specified as the net area of the glitch in picovolt-seconds (pV-s).
Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels (dB), between the rms
amplitude of the output signal and the peak spurious signal over
the specified bandwidth.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic
components to the rms value of the measured input signal.
It is expressed as a percentage or in decibels (dB).
Multitone Power Ratio
Multitone power ratio is the spurious-free dynamic range
containing multiple carrier tones of equal amplitude. It is
measured as the difference between the rms amplitude of
a carrier tone to the peak spurious signal in the region of
a removed tone.
Noise Spectral Density (NSD)
Noise spectral density is the average noise power normalized to
a 1 Hz bandwidth, with the DAC converting and producing an
output tone.
0.1µF
DIGITAL DATA SOURCE DPG,
SONY/TEK OR ROHDE AND SCHWARZ
LOW JITTER RF SOURCE
AGILENT OR ROHDE AND SCHWARZ
DIGITAL
DATA
LATCHES
CURRENT
SOURCE
ARRAY
SLEEP/CSB
SPI
IOUTB
IOUTA
OTCM
REFIO
FS ADJ
CLKVDD
CLKCOM
CLOCK
OUTPUT
CLK–
CLK+
ACOM
AVDD
DVDD
DCOM
1.0V REF
RSET
1.7V TO 3.6V
1.7V TO 3.6V
1.7V
TO
3.6V
AD9707
50Ω
16kΩ
10kΩ
10kΩ
0.1µF
ADT1-1WT
ADTL1-12
MINI-CIRCUITS
ADT9-1T
ROTCM
0Ω
453Ω
0Ω
SPECTRUM ANALYZER
AGILENT OR
RHODE AND SCHWARZ
LSB
SWITCHES
SEGMENTED
SWITCHES
9:1
Figure 71. Basic AC Characterization Test Setup



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com