Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS2167 Datasheet(PDF) 2 Page - Dallas Semiconductor

Part # DS2167
Description  ADPCM Processor
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2167 Datasheet(HTML) 2 Page - Dallas Semiconductor

  DS2167 Datasheet HTML 1Page - Dallas Semiconductor DS2167 Datasheet HTML 2Page - Dallas Semiconductor DS2167 Datasheet HTML 3Page - Dallas Semiconductor DS2167 Datasheet HTML 4Page - Dallas Semiconductor DS2167 Datasheet HTML 5Page - Dallas Semiconductor DS2167 Datasheet HTML 6Page - Dallas Semiconductor DS2167 Datasheet HTML 7Page - Dallas Semiconductor DS2167 Datasheet HTML 8Page - Dallas Semiconductor DS2167 Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
DS2167/DS2168
022698 2/15
PRODUCT OVERVIEW
The DS2167 and DS2168 contain three major function-
al blocks: a high performance (10 MIPS) DSP “engine,”
two independent PCM data interfaces (“X” and “Y”)
which connect directly to serial time division multiplexed
(TDM) backplanes and a microcontroller-compatible
serial port for on-the-fly device configuration. A 10MHz
master clock is required by the DSP engine. The de-
vices’ dual channel architecture supports full duplex,
dual compression or dual expansion operation. The
PCM data interfaces support 1.544, 2.048 and 4.096
MHz data rates. Each device samples the serial PCM or
ADPCM bit stream during a user-programmed input
timeslot, processes the data and outputs the result dur-
ing a user-programmed output timeslot.
Each PCM interface has a control register which speci-
fies functional characteristics (compress, expand, by-
pass and idle), data format (
µ-law or A-law) and algo-
rithm reset control. With the SPS pin strapped high, the
software mode is enabled and the serial port is used to
program control and timeslot registers. In this mode, a
novel addressing scheme allows multiple devices to
share a common 3-wire control bus, simplifying system
level interconnect.
With SPS low, the hardware mode is enabled. This
mode disables the serial port and maps appropriate
control register bits to address and port inputs. Under
hardware mode, no host controller is required and all
PCM I/O defaults to timeslot 0. This stand-alone mode is
compatible with popular codecs.
DS2168 BLOCK DIAGRAM Figure 1
“X” SIDE PCM/ADPCM
DATA INTERFACE
SERIAL PORT CONTROL/
HARDWARE MODE LOGIC
“Y” SIDE PCM/ADPCM
DATA INTERFACE
RESET AND TEST LOGIC
ADPCM
PROCESSING
“ENGINE”
MCLK
VDD
VSS
FSX
CLKX
XIN
SCLK
SPS
CS
SDI
A0 - A5
FSY
CLKY
YIN
YOUT
RST
TM0
TM1
XOUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com