GWIXC1100BCT datasheet(100/134 Pages) INTEL

100 / 134 page

Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor

March 2005

Datasheet

100

Document Number: 252479, Revision: 005

5.5.2.6

SDRAM Bus

Figure 24.

SDRAM Input Timings

Table 51.

SDRAM Input Timings Values

Symbol

Parameter

Min.

Max.

Units

Notes

Tsetup

Input setup prior to rising edge of clock. Inputs

included in this timing are SDM_DQ[31:0] (during

a read operation).

1.4

Thold

Input hold time after the rising edge of the clock.

Inputs included in this timing are SDM_DQ[31:0]

(during a read operation).

1.5

Figure 25.

SDRAM Output Timings

Table 52.

SDRAM Output Timings Values

Symbol

Parameter

Min.

Max.

Units

Notes

Tclk2out

Rising edge of clock-to-signal output. Outputs

included in this timing are SDM_ADDR[12:0],

SDM_BA[1:0], SDM_DQM[3:0], SDM_CKE,

SDM_WE_N, SDM_CS_N[1:0], SDM_CAS_N,

SDM_RAS_N, SDM_DQ[31:0] (during a write

operation).

5.5

Tholdout

Signal output hold time after the rising edge of

the clock. Outputs included in this timing are

SDM_DQ[31:0] (during a write operation).

1.5

Note:

Timing test were performed with a 70-pF load to ground.

B4891-01

Tsetup

Thold

Clock

Signals

A9584-01

Tclk2out

Tholdout

Data Valid

Clock

Signals

GWIXC1100BCT Datasheet(PDF) 100 Page - Intel Corporation

GWIXC1100BCT Datasheet(HTML) 100 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL