Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPB1007K Datasheet(PDF) 4 Page - Renesas Technology Corp

Part # UPB1007K
Description  BIPOLAR ANALOG DIGITAL INTEGRATED CIRCUIT
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPB1007K Datasheet(HTML) 4 Page - Renesas Technology Corp

  UPB1007K Datasheet HTML 1Page - Renesas Technology Corp UPB1007K Datasheet HTML 2Page - Renesas Technology Corp UPB1007K Datasheet HTML 3Page - Renesas Technology Corp UPB1007K Datasheet HTML 4Page - Renesas Technology Corp UPB1007K Datasheet HTML 5Page - Renesas Technology Corp UPB1007K Datasheet HTML 6Page - Renesas Technology Corp UPB1007K Datasheet HTML 7Page - Renesas Technology Corp UPB1007K Datasheet HTML 8Page - Renesas Technology Corp UPB1007K Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 27 page
background image
PRODUCT LINE-UP (TA = +25
°C, VCC = 3.0 V)
Type
Part Number
Functions
(Frequency unit: MHz)
VCC
(V)
ICC
(mA)
CG
(dB)
Package
Status
Clock
Frequency
Specific
1 chip IC
µPB1008K
Pre-amplifier + RFdown-
converter + IQ down-converter
+ IF amplifier + 2-bit ADC +
PLL synthesizer
REF = 27.456
1stIF = 175.164/2ndIF = 0.132
On-chip 2-bit ADC
2.7 to 3.3
18.0
100 to
120
36-pin plastic QFN
New Device
µPB1007K
Pre-amplifier + RF/IF down-
converter + PLL synthesizer
REF = 16.368
1stIF = 61.380/2ndIF = 4.092
2.7 to 3.3
25.0
100 to
120
36-pin plastic QFN
Available
µPB1005K
REF = 16.368
1stIF = 61.380/2ndIF = 4.092
36-pin plastic QFN
Available
Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.
To know the associated products, please refer to their latest data sheets.
SYSTEM APPLICATION EXAMPLE
GPS receiver RF block diagram
Basic frequency in a figure is set to f0= 1.023 MHz.
NE696M01
NF = 1.2 dB
G =17 dB
RF
SAW
LNA
L/C filter
1st Mixer
TANK
Loop
Filter
/2
/4
AGC
IQ Demod
2-bit
ADC
ISign
IMag
/6
/7
/8
/2
PLL Frequency
Counters
2-bit
ADC
QSign
QMag
/2
Reference
Clock
REFin
27.456 MHz
Regulator Circuitry
1 400.256 MHz
Caution This diagram schematically shows only the
µPB1008K’s internal functions on the system.
This diagram does not present the actual application circuits.
Data Sheet PU10282EJ01V0DS
2
µPB1008K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com