Nexperia

74ABT08

Quad 2-input AND gate

4. Functional diagram

mna222

1A

1B

1Y

2

1

3

2A

2B

2Y

5

4

6

3A

3B

3Y

10

9

8

4A

4B

4Y

13

12

11

Fig. 1. Logic symbol

mna223

3

&

&

&

&

2

1

6

5

4

8

10

9

11

13

12

Fig. 2. IEC logic symbol

mna221

A

B

Y

Fig. 3. Logic diagram (one gate)

5. Pinning information

5.1. Pinning

74ABT08

1A

VCC

1B

4B

1Y

4A

2A

4Y

2B

3B

2Y

3A

GND

3Y

aaa-010397

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 4. Pin configuration SOT108-1 (SO14)

74ABT08

1A

VCC

1B

4B

1Y

4A

2A

4Y

2B

3B

2Y

3A

GND

3Y

aaa-010398

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 5. Pin configuration SOT402-1 (TSSOP14)

5.2. Pin description

Table 2. Pin description

Symbol

Pin

Description

1A, 2A, 3A, 4A

1, 4, 9, 12

data input

1B, 2B, 3B, 4B

2, 5, 10, 13

data input

1Y, 2Y, 3Y, 4Y

3, 6, 8, 11

data output

GND

7

ground (0 V)

VCC

14

supply voltage

74ABT08

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2020. All rights reserved

Product data sheet

Rev. 4 — 7 October 2020

2 / 10