 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LXT971ABC Datasheet(PDF) 66 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT971ABC Datasheet(HTML) 66 Page - Intel Corporation |
|
|
66 / 90 page  LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver 66 Datasheet Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002 Figure 33. 10BASE-T Transmit Timing Table 34. 10BASE-T Transmit Timing Parameters Parameter Symbol Min Typ1 Max Units2 Test Conditions TXD, TX_EN, TX_ER setup to TX_CLK High t1 10 – – ns – TXD, TX_EN, TX_ER hold from TX_CLK High t2 0 – – ns – TX_EN sampled to CRS asserted t3 – 2 – BT – TX_EN sampled to CRS de-asserted t4 – 1 – BT – TX_EN sampled to TPFO out (Tx latency) t5 – 72.5 – BT – 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing. 2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 10BASE-T bit time = 10-7 s or 100 ns. TX_CLK TXD, TX_EN, TX_ER CRS TPFO t1 t3 t4 t5 t2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
