UPD9971 datasheet(49/112 Pages) RENESAS

49 / 112 page

µPD9971

Data Sheet S17455EJ2V0DS

This block operates according to the STMSI and STMSO register settings. For details, refer Table 5-8.

Table 5-8 Pin Statuses in MSIO Block

MMS = 0 (Slave Mode)

MMS = 1 (Master Mode)

(STMSI, STMSO)

Pin Function

(0, 0)

(1, 1)

(1, 0)

(0, 1)

(0, 0)

(1, 1)

(1, 0)

(0, 1)

MBCLK

Bit synchronization I/O

for PCM sound generator-

core

Input

(Internal:

Low)

Input

Low

Output

MEN

Frame synchronization I/O

for PCM sound generator-

core

Input

(Internal:

Low)

Input

Low

Output

MSI

PCM sound generator-core

serial data input

−

Input

−

Input

−

MSO

PCM sound generator-core

serial data output

Hi-Z

Output

Hi-Z

Output

Hi-Z

Output

Hi-Z

Output

Cautions 1. As in the case of ASIO, MSIO can operate in the slave or master mode.

When ASIO and MSIO are used at the same time, the frame signals in the

µPD9971 need to be

integrated. Accordingly, ASIO can be used in the master mode only.

2. Below are the restrictions that are applied depending on use conditions.

(1)When only ASIO set to the master mode is used, the setting value of BFS must be only

64 fs or 32 fs.

(2)When only MSIO set to the master mode is used, the setting value of MBSF must be

selected from among 32 fs, 64 fs, 128 fs, and 256 fs.

(3)When both ASIO and MSIO are used, ASIO can be used only if it is set to the master

mode.

(4)In all of the above cases, the setting of invalid values to BFS or MBFS results in the

application of default values.

UPD9971 Datasheet(PDF) 49 Page - Renesas Technology Corp

UPD9971 Datasheet(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL