Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

UPD9971 Datasheet(PDF) 80 Page - Renesas Technology Corp

Part # UPD9971
Description  MOS INTEGRATED CIRCUIT
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD9971 Datasheet(HTML) 80 Page - Renesas Technology Corp

Back Button UPD9971 Datasheet HTML 76Page - Renesas Technology Corp UPD9971 Datasheet HTML 77Page - Renesas Technology Corp UPD9971 Datasheet HTML 78Page - Renesas Technology Corp UPD9971 Datasheet HTML 79Page - Renesas Technology Corp UPD9971 Datasheet HTML 80Page - Renesas Technology Corp UPD9971 Datasheet HTML 81Page - Renesas Technology Corp UPD9971 Datasheet HTML 82Page - Renesas Technology Corp UPD9971 Datasheet HTML 83Page - Renesas Technology Corp UPD9971 Datasheet HTML 84Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 112 page
background image
µPD9971
Data Sheet S17455EJ2V0DS
78
8.2.3 FS switching
Step
Item
Target registers, pins, etc.
1
Switching to Control register bank (when the PS
pin = 1)
BANK
2
Setting of digital volume mute
MELLDG, MELRDG, AULDG, AURDG
3
Setting of analog volume mute
ADACLVRGA, ADACRVRGA
4
Setting of standby state
STPLL1, STPLL2, STREF, STSYNTH, …
5
Setting of sampling frequency
FS, BFS
6
Setting of MSIO mode
MBFS, MMS, SMEN, SMBCLK, MCHI, MCHO
7
Canceling VREF standby
STREF
8
Canceling PLL standby
STPLL1 and STPLL2 (5 ms after the STREF standby is canceled)
9
Canceling function block standby
STSYNTH, STADIG, STADAC, …
10
The internal clock is valid.
5 ms after the STPLL1 and STPLL2 standby is canceled
11
Canceling analog volume mute
ADACLVRGA, ADACRVRGA
12
Canceling digital volume mute
MELLDG, MELRDG, AULDG, AURDG
8.2.4 Path switching
Step
Item
Target registers, pins, etc.
1
Switching to Control register bank (when the PS
pin = 1)
BANK
2
Setting of digital volume mute
MELLDG, MELRDG, AULDG, AURDG
3
Setting of analog volume mute
ADACLVRGA, ADACRVRGA
4
Setting of standby state
STPLL1, STPLL2, STREF, STSYNTH, …
5
Setting of path (digital mixing)
DACLSW, DACRSW, DACLMIX, DACRMIX,
MELLSW, MELRSW, MELLMIX, MELRMIX
6
Canceling VREF standby
STREF
7
Canceling PLL standby
STPLL1 and STPLL2 (5 ms after STREF standby is canceled)
8
Canceling function block standby
STSYNTH, STADIG, STADAC, …
9
The internal clock is valid.
5 ms after STPLL1 and STPLL2 standby is canceled
10
Canceling analog volume mute
ADACLVRGA, ADACRVRGA
11
Canceling digital volume mute
MELLDG, MELRDG, AULDG, AURDG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com