| Electronic Components Datasheet Search |
|
WM8940GEFL/V Datasheet(PDF) 29 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8940GEFL/V Datasheet(HTML) 29 Page - Wolfson Microelectronics plc |
|
29 / 85 page ![]() Pre-Production WM8940 w Pre-Production, Rev 3.0, February 2007 29 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 1010 or higher 23.2ms 186ms 1.34s R42 (2Ah) ALC Control 4 1 ALCZC 0 (zero cross off) ALC uses zero cross detection circuit. 0 = Disabled (recommended) 1 = Enabled Table 20 ALC Control Registers When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the INPPGAVOLL/R register bits. NORMAL MODE In normal mode, the ALC will attempt to maintain a constant signal level by increasing or decreasing the gain of the PGA. The following diagram shows an example of this. Figure 12 ALC Normal Mode Operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |