Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M45PE80 Datasheet(PDF) 37 Page - STMicroelectronics

Part # M45PE80
Description  8 Mbit, low voltage, Page-Erasable Serial Flash memory with byte alterability and a 50 MHz SPI bus interface
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M45PE80 Datasheet(HTML) 37 Page - STMicroelectronics

Back Button M45PE80 Datasheet HTML 33Page - STMicroelectronics M45PE80 Datasheet HTML 34Page - STMicroelectronics M45PE80 Datasheet HTML 35Page - STMicroelectronics M45PE80 Datasheet HTML 36Page - STMicroelectronics M45PE80 Datasheet HTML 37Page - STMicroelectronics M45PE80 Datasheet HTML 38Page - STMicroelectronics M45PE80 Datasheet HTML 39Page - STMicroelectronics M45PE80 Datasheet HTML 40Page - STMicroelectronics M45PE80 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 47 page
background image
M45PE80
DC and AC parameters
37/47
Table 13.
AC characteristics (33 MHz operation)
33 MHz only available for products marked since week 40 of 2005(1)
Test conditions specified in Table 8 and Table 9
1.
Details of how to find the date of marking are given in Application Note, AN1995.
Symbol
Alt.
Parameter
Min.
Typ.
Max.
Unit
fC
fC
Clock frequency for the following
instructions: FAST_READ, PW, PP, PE,
SE, DP, RDID, RDP, WREN, WRDI,
RDSR
D.C.
33
MHz
fR
Clock frequency for READ instructions
D.C.
20
MHz
tCH
(2)
2.
tCH + tCL must be greater than or equal to 1/ fC
tCLH Clock High time
13
ns
tCL
(2)
tCLL Clock Low time
13
ns
Clock slew rate(3) (peak to peak)
3.
Value guaranteed by characterization, not 100% tested in production.
0.03
V/ns
tSLCH
tCSS S active setup time (relative to C)
10
ns
tCHSL
S not active hold time (relative to C)
10
ns
tDVCH
tDSU Data In setup time
3
ns
tCHDX
tDH
Data In hold time
5
ns
tCHSH
S active hold time (relative to C)
5
ns
tSHCH
S not active setup time (relative to C)
5
ns
tSHSL
tCSH S deselect time
200
ns
tSHQZ
(3)
tDIS Output Disable time
12
ns
tCLQV
tV
Clock Low to Output Valid
12
ns
tCLQX
tHO
Output hold time
0
ns
tTHSL
Top Sector Lock setup time
50
ns
tSHTL
Top Sector Lock hold time
100
ns
tDP
(3)
S to Deep Power-down
3
µs
tRDP
(3)
S High to Standby Power mode
30
µs
tPW
(4)
4.
When using PP and PW instructions to update consecutive bytes, optimized timings are obtained with one
sequence including all the bytes versus several sequences of only a few bytes. (1
≤n ≤256)
Page Write cycle time (256 bytes)
11
25
ms
Page Write cycle time (n bytes)
10.2+
n*0.8/256
tPP
(4)
Page Program cycle time (256 bytes)
1.2
5ms
Page Program cycle time (n bytes)
0.4+
n*0.8/256
tPE
Page Erase cycle time
10
20
ms
tSE
Sector Erase cycle time
1
5
s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com