| Electronic Components Datasheet Search |
|
56F803 Datasheet(PDF) 34 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F803 Datasheet(HTML) 34 Page - Freescale Semiconductor, Inc |
|
34 / 57 page ![]() External Clock Operation 56F803 Technical Data, Rev. 16 Freescale Semiconductor 29 Figure 3-10 External Clock Timing Table 3-8 External Clock Operation Timing Requirements3 Operating Conditions: V SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C Characteristic Symbol Min Typ Max Unit Frequency of operation (external clock driver)1 1. See Figure 3-9 for details on using the recommended connection of an external clock driver. fosc 0— 80 MHz Clock Pulse Width2, 3 2. The high or low pulse width must be no smaller than 6.25ns or the chip will not function. However, the high pulse width does not have to be any particular percent of the low pulse width. 3. Parameters listed are guaranteed by design. tPW 6.25 — — ns External Clock VIH VIL Note: The midpoint is VIL + (VIH – VIL)/2. 90% 50% 10% 90% 50% 10% tPW tPW |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |