| Electronic Components Datasheet Search |
|
USB3300 Datasheet(PDF) 12 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB3300 Datasheet(HTML) 12 Page - SMSC Corporation |
|
12 / 49 page ![]() Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface Datasheet Revision 1.06 (07-19-06) 12 SMSC USB3300 DATASHEET 17 DATA[7] I/O, CMOS, Pull-low N/A 8-bit bi-directional data bus. Bus ownership is determined by DIR. The Link and PHY initiate data transfers by driving a non-zero pattern onto the data bus. ULPI defines interface timing for a single-edge data transfers with respect to rising edge of CLKOUT. DATA[7] is the MSB and DATA[0] is the LSB. 18 DATA[6] I/O, CMOS, Pull-low N/A 19 DATA[5] I/O, CMOS, Pull-low N/A 20 DATA[4] I/O, CMOS, Pull-low N/A 21 DATA[3] I/O, CMOS, Pull-low N/A 22 DATA[2] I/O, CMOS, Pull-low N/A 23 DATA[1] I/O, CMOS, Pull-low N/A 24 DATA[0] I/O, CMOS, Pull-low N/A 25 VDD3.3 Power N/A A 0.1uF bypass capacitor should be connected between this pin and the ground plane on the PCB. 26 VDD1.8 Power N/A 1.8V regulator output for digital circuitry on chip. Place a 4.7uF low ESR capacitor near this pin and connect the capacitor from this pin to ground. Connect pin 26 to pin 15.See Section 6.4.1, "Internal Regulators" for more information. 27 XO Output, Analog N/A Crystal pin. If using an external clock on XI this pin should be floated. 28 XI Input, Analog N/A Crystal pin. A 24MHz crystal is supported. The crystal is placed across XI and XO. An external 24MHz clock source may be driven into XI in place of a crystal. 29 VDDA1.8 Power N/A 1.8V regulator output for analog circuitry on chip. Place a 0.1uF capacitor near this pin and connect the capacitor from this pin to ground. In parallel, place a 4.7uF low ESR capacitor near this pin and connect the capacitor from this pin to ground.See Section 6.4.1, "Internal Regulators" for more information. 30 VDD3.3 Power N/A Analog 3.3 volt supply. A 0.1uF low ESR bypass capacitor connected to the ground plane of the PCB is recommended. Table 3.1 USB3300 Pin Definitions 32-Pin QFN Package (continued) PIN NAME DIRECTION, TYPE ACTIVE LEVEL DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |