ST92F124 datasheet(374/429 Pages) STMICROELECTRONICS

374 / 429 page

374/429

10-BIT ANALOG TO DIGITAL CONVERTER (ADC)

Bit 5 = ECI: End of Conversion Interrupt Enable.

This bit masks the End of Conversion interrupt re-

quest.

0: Mask End of Conversion interrupts

1: Enable End of Conversion interrupts

Bit 4 = AWDI: Analog Watchdog Interrupt Enable.

This bit masks or enables the Analog Watchdog

interrupt request.

0: Mask Analog Watchdog interrupts

1: Enable Analog Watchdog interrupts

Bit 3 = Reserved.

Bits 2:0 = PL[2:0]: ADC Interrupt Priority Level.

These three bits are used to select the Interrupt

priority level for the ADC.

INTERRUPT VECTOR REGISTER (AD_IVR)

R255 - Read/Write

Reset Value: xxxx xx10 (x2h)

Bits 7:2 = V[7:2]: ADC Interrupt Vector.

This vector should be programmed by the user to

point to the first memory location in the Interrupt

Vector table containing the starting addresses of

the ADC interrupt service routines.

Bit 1 = W1: Word Select.

This bit is set and cleared by hardware, according

to the ADC interrupt source.

0: Interrupt source is the Analog Watchdog, point-

ing to the lower word of the ADC interrupt serv-

ice block (defined by V[7:2]).

1:Interrupt source is the End of Conversion inter-

rupt, thus pointing to the upper word.

Note: When two requests occur simultaneously,

the Analog Watchdog Request has priority over

the End of Conversion request, which is held

pending.

Bit 0 = Reserved, forced by hardware to 0.

ST92F124 Datasheet(PDF) 374 Page - STMicroelectronics