Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TSS461F Datasheet(PDF) 6 Page - ATMEL Corporation

Part # TSS461F
Description  VAN Data Link Controller
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TSS461F Datasheet(HTML) 6 Page - ATMEL Corporation

Back Button TSS461F Datasheet HTML 2Page - ATMEL Corporation TSS461F Datasheet HTML 3Page - ATMEL Corporation TSS461F Datasheet HTML 4Page - ATMEL Corporation TSS461F Datasheet HTML 5Page - ATMEL Corporation TSS461F Datasheet HTML 6Page - ATMEL Corporation TSS461F Datasheet HTML 7Page - ATMEL Corporation TSS461F Datasheet HTML 8Page - ATMEL Corporation TSS461F Datasheet HTML 9Page - ATMEL Corporation TSS461F Datasheet HTML 10Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 57 page
background image
6
7615A–AUTO–02/06
TSS461F
Microprocessor
Interface
The processor controls the TSS461F by reading and writing the internal registers of the circuit.
These registers appear to the processor as regular memory locations.
Interface Modes
The TSS461F must be plugged in an Intel or Motorola environment with an 8-bit address/data
bus multiplexed.
Table 1. Access Mode Logic
In Intel environment, access operations need CS active, a read one with RD active, a write one
with WR active. If TSS461F is the single peripheral in the processor space, CS can be wired to
VCC.
In Motorola environment, the RD pin is wired to VSS and the access operations are driven by
CS (E). Contrary to Intel mode, CS (E) must never be wired to Vcc even if the TSS461F is alone.
To switch on-the-fly from one mode to the other, CS must be inactive.
Intel Mode
The Intel mode interface consists of 13 pins. 8 pins are the multiplexed address and data bus,
and the rest are the address strobe, the read and write commands, the chip select and the inter-
rupt request pins.
To access the memory locations in Intel mode, the processor must first assert a valid address on
the multiplexed address and data bus and drive the address strobe pin high. When the required
set up time has passed, the processor must drive the address strobe low, and keep the address
valid for the required hold time.
The processor must then either assert the data to be written on the address and data bus, if a
write is intended, or float the data bus for a read. The next step is to drive either the write or read
command pins low, according to the function required, and at the same time drive the chip select
pin high.
The TSS461F access cycle is then terminated by driving the chip select and command pins low.
Note:
that the chip select pin may be driven high for the entire access cycle, and may also remain high
during and after the termination of the cycle.
CS (E)
RD
WR (R/W)
Operation Mode
0
No operation
10
0
Write Operation in Motorola mode
10
1
Read operation in both modes
11
0
Write operation in Intel mode
11
1
No operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com