Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TVP7002PZP Datasheet(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
Part # TVP7002PZP
Description  TRIPLE 8-/10-BIT 165-/110-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TVP7002PZP Datasheet(HTML) 23 Page - Texas Instruments

Back Button TVP7002PZP Datasheet HTML 19Page - Texas Instruments TVP7002PZP Datasheet HTML 20Page - Texas Instruments TVP7002PZP Datasheet HTML 21Page - Texas Instruments TVP7002PZP Datasheet HTML 22Page - Texas Instruments TVP7002PZP Datasheet HTML 23Page - Texas Instruments TVP7002PZP Datasheet HTML 24Page - Texas Instruments TVP7002PZP Datasheet HTML 25Page - Texas Instruments TVP7002PZP Datasheet HTML 26Page - Texas Instruments TVP7002PZP Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 52 page
background image
www.ti.com
Power Up, Reset, and Initialization
Power
Reset
I C
2
5 ms
1 µs
1 µs
TVP7002
SLES206 – MAY 2007
No specific power-up sequence is required, but all power supplies should be active and stable within 500 ms of
each other. Reset may be low during power up, but must remain low for at least 1
µs after the power supplies
become stable. Alternatively, reset may be asserted any time with minimum 5-ms delay after power-up and must
remain asserted for at least 1
µs. Reset timing is shown in Figure 7. It is also recommended that any I2C
operation starts 1
µs after reset ended. Table 8 describes the status of the TVP7002 terminals during and
immediately after reset.
Table 8. Output Mode Per Reset Sequence State
OUTPUT MODE
SIGNAL NAME
DURING RESET
RESET COMPLETED
Default Condition
ROUT[9:0], BOUT[9:0], GOUT[9:0]
High impedance
(see bit 0 of subaddress
17h)
Default Condition
HSOUT, VSOUT, FIDOUT, DATACLK
High impedance
(see bit 0 of subaddress
17h)
Default Condition
SOGOUT
High impedance
(see bit 1 of subaddress
17h)
Figure 7. Reset Timing
23
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com