Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms

R

G

IAS

0.01

Ω

tp

D.U.T

L

V

DS

+

-

V

DD

10 V

Vary tp to obtain

required IAS

IAS

VDS

VDD

VDS

tp

Fig. 12c - Maximum Avalanche Energy vs. Drain Current

www.bychip.cn

IRLR210ATM

v5.0