| Electronic Components Datasheet Search |
|
XRT79L71 Datasheet(PDF) 39 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT79L71 Datasheet(HTML) 39 Page - Exar Corporation |
|
39 / 434 page ![]() XRT79L71 30 REV. 1.0.0 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION Operation Interrupt Enable Register - Byte 0 (Address = 0x0117) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Unused Receive ATM Cell/ PPP Proces- sor Block Interrupt Enable Unused Transmit ATM Cell/ PPP Proces- sor Block Interrupt Enable R/W R/O R/O R/W R/W R/O R/O R/W 0 0 0 0 0 0 0 0 BIT NUMBER NAME TYPE DESCRIPTION 7 - 5 Unused R/O 4 Receive ATM Cell/PPP Processor Block Interrupt Enable R/W Receive ATM Cell/PPP Packet Processor Block Interrupt Enable: This READ/WRITE bit permit the user to either enable or disable the Receive ATM Cell/PPP Packet Processor Block for interrupt generation. If the user writes a "0" to this register bit and dis- ables the Receive ATM Cell/PPP Packet Processor Block (for interrupt generation), then all Receive ATM Cell/PPP Packet Processor Block interrupts will be disabled for interrupt genera- tion. If the user writes a "1" to this register bit, the user will still need to enable the individual Receive ATM Cell/PPP Packet Processor Block interrupt(s) at the Source Level in order to enable that particular interrupt. 0 - Disable all Receive ATM Cell/PPP Packet Processor Block interrupts within the device. 1 - Enables the Receive ATM Cell/PPP Packet Processor Block for interrupt generation at the Block-Level. 3 Transmit UTOPIA/POS-PHY Interface Block Interrupt Enable R/W Transmit UTOPIA/POS-PHY Interface Block Interrupt Enable: This READ/WRITE bit permit the user to either enable or disable the Transmit UTOPIA/POS-PHY Interface Block for interrupt generation. If the user writes a "0" to this register bit and dis- ables the Transmit UTOPIA/POS-PHY Interface Block (for inter- rupt generation), then all Transmit UTOPIA/POS-PHY Interface Block interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the user will still need to enable the individual Transmit UTOPIA/POS-PHY Interface Block interrupt(s) at the Source Level in order to enable that par- ticular interrupt. 0 - Disable all Transmit UTOPIA/POS-PHY Interface Block inter- rupts within the device. 1 - Enables the Transmit UTOPIA/POS-PHY Interface Block at the Block-Level. 2 - 1 Unused R/O |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |