XRT86VL32IB datasheet(32/65 Pages) EXAR

32 / 65 page

XRT86VL32

DUAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

REV. V1.2.0

T1MCLKnOUT

LIU T1 Output Clock Reference

This output pin is defaulted to 1.544MHz, but can be programmed

to output 3.088MHz, 6.176MHz, or 12.352MHz in register 0x0FE4.

E1OSCCLK

Framer E1 Output Clock Reference

This output pin is defaulted to 2.048MHz, but can be programmed

to 65.536MHz in register 0x011E.

T1OSCCLK

Framer T1 Output Clock Reference

This output pin is defaulted to 1.544MHz, but can be programmed

to output 49.408MHz in register 0x011E.

8KSYNC

8kHz Clock Output Reference

This pin is an output reference of 8kHz based on the MCLKIN

input. Therefore, the duty cycle of this output is determined by the

time period of the input clock reference.

8KEXTOSC

External Oscillator Select

For normal operation, this pin should not be used, or pulled “Low”.

This pin is internally pulled “Low” with a 50k

Ω resistor.

ANALOG

Factory Test Mode Pin

NOTE:

For Internal Use Only

LOP

Loss of Power for E1 Only

This is a Loss of Power pin in the E1 application only. Upon

detecting LOP in E1 mode, the device will automatically transmit

the Sa5 and Sa6 bit to a different pattern, so that the Receive ter-

minal can detect a power failure in the network.

Please see register 0xn131 for the Transmit SA control.

TIMING INTERFACE

SIGNAL NAME

BALL #TYPE

OUTPUT

DRIVE (MA)

DESCRIPTION

XRT86VL32IB Datasheet(PDF) 32 Page - Exar Corporation

XRT86VL32IB Datasheet(HTML) 32 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL