Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M65KA512AB Datasheet(PDF) 20 Page - STMicroelectronics

Part # M65KA512AB
Description  512Mbit (4 Banks x 8M x 16), 133 MHz Clock Rate, Bare Die, 1.8 V Supply, Low Power SDRAM
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M65KA512AB Datasheet(HTML) 20 Page - STMicroelectronics

Back Button M65KA512AB Datasheet HTML 16Page - STMicroelectronics M65KA512AB Datasheet HTML 17Page - STMicroelectronics M65KA512AB Datasheet HTML 18Page - STMicroelectronics M65KA512AB Datasheet HTML 19Page - STMicroelectronics M65KA512AB Datasheet HTML 20Page - STMicroelectronics M65KA512AB Datasheet HTML 21Page - STMicroelectronics M65KA512AB Datasheet HTML 22Page - STMicroelectronics M65KA512AB Datasheet HTML 23Page - STMicroelectronics M65KA512AB Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 55 page
background image
Register descriptions
M65KA512AB
20/55
5
Register descriptions
5.1
Mode Register description
The Mode Register is used to select the CAS Latency (2 or 3), the Burst Type (sequential,
interleaved), the Burst Length (1-, 2-, 4-, 8-word width or full page).
It is loaded by issuing a Mode Register Set command that programs A0 to A12 address bits.
The values placed on the address lines are then latched into the Mode Register. BA0-BA1
must be set to ‘0’.
See Table 4: Mode Register Definition, for more details.
5.2
Burst Length bits (MR0 to MR2)
Bits 0 to 2 (MR0 to MR2) of the Mode Register are used to configure the Burst Length. The
burst Length is the number of words that are output or input during a read or a write
operation, respectively. It can be set to 1, 2, 4, 8 words or full page.
5.3
Burst Type bit (MR3)
Bit 3 (MR3) of the Mode Register is used to set the Burst Type. The Burst Type defines the
order in which the address locations are accessed during a burst operation. It can be either
sequential or interleaved.
The type of application microprocessor must be taken into account when selecting the Burst
Type: some microprocessor cache systems are optimized for sequential addressing and
others for interleaved addressing.
Both Burst Types support burst length of 1, 2, 4 or 8 words. Full page burst is also available
when the sequential burst type is selected.
5.4
CAS Latency bits (MR4 to MR6)
The CAS latency is the most critical of the Mode Register parameters. It defines the number
of clocks cycles between the detection of a Read command to the first data output valid. It
can be set to two or three clock cycles.
The value of this parameter is determined by the frequency of the clock and the speed grade
of the device.
Table 4.
Mode Register Definition
Address
Bits
Mode
Register bit
Register
description
Value
Description
A12-A7
-
-
0000000
A6-A4
MR6-MR4
CAS Latency bits
010
2 clock cycles
011
3 clock cycles(1)
Other configurations reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com