Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA9321 Datasheet(PDF) 12 Page - NXP Semiconductors

Part # TDA9321
Description  I2C-bus controlled TV input processor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9321 Datasheet(HTML) 12 Page - NXP Semiconductors

Back Button TDA9321 Datasheet HTML 8Page - NXP Semiconductors TDA9321 Datasheet HTML 9Page - NXP Semiconductors TDA9321 Datasheet HTML 10Page - NXP Semiconductors TDA9321 Datasheet HTML 11Page - NXP Semiconductors TDA9321 Datasheet HTML 12Page - NXP Semiconductors TDA9321 Datasheet HTML 13Page - NXP Semiconductors TDA9321 Datasheet HTML 14Page - NXP Semiconductors TDA9321 Datasheet HTML 15Page - NXP Semiconductors TDA9321 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 44 page
background image
1998 Dec 16
12
Philips Semiconductors
Preliminary specification
I2C-bus controlled TV input processor
TDA9321H
Table 5
Motion Adaptive Colour Plus (MACP)
Note
1. The black set-up will only be present in a norm sync
condition.
Table 6
Helper output blanking (PALplus/EDTV-2)
Note
1. X = don’t care.
Table 7
PALplus helper demodulation active
Note
1. Black and helper set-up will only be present in a norm
sync condition.
Table 8
Forced colour on
Table 9
Automatic colour limiting
MACP
MODE
0
internal 4.43 MHz trap used
1
external MACP chrominance filtering used;
4.43 MHz trap bypassed and black set-up
200 mV; note 1
HOB
HBC
SNR
BLANKING
0X(1)
X(1)
off
10
X(1)
on
110
off
111
on
HD
CONDITIONS
0off
1
on; PALplus mode with helper set-up 400 mV
and black set-up 200 mV; note 1
FCO
MODE
0
not active
1
active
ACL
COLOUR LIMITING
0
not active
1
active
Table 10 Chrominance band-pass centre frequency
Table 11 Bypass of chrominance baseband delay line
Table 12 Gain luminance channel
Table 13 Y-delay adjustment; note 1
Note
1. For an equal delay of the luminance and chrominance
signal the delay must be set at a value of 280 ns
(YD3 to YD0 = 1011). This is only valid for a CVBS
signal without group delay distortions.
Table 14 Forced field frequency
Note
1. When switched to this mode the divider will directly
switch to forced 60 Hz only.
CB
CENTRE FREQUENCY
0fc
1
1.1
× fc
BPS
DELAY LINE MODE
0
active
1
bypassed
GAI1
GAI0
GAIN SETTING
00
−1dB
01
0 dB
1
0
+1 dB
1
1
+2 dB
YD0 to YD3
Y-DELAY
YD3
YD3
× 160 ns +
YD2
YD2
× 160 ns +
YD1
YD1
× 80 ns +
YD0
YD0
× 40 ns
FORF
FORS
FIELD FREQUENCY
0
0
auto (60 Hz when line not
synchronized)
0
1
forced 60 Hz; note 1
1
0
keep last detected field frequency
1
1
auto (50 Hz when line not
synchronized)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com