Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TC1303B-AO2EUN Datasheet(PDF) 15 Page - Microchip Technology

Part # TC1303B-AO2EUN
Description  500 mA Synchronous Buck Regulator, 300 mA LDO with Power-Good Output
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

TC1303B-AO2EUN Datasheet(HTML) 15 Page - Microchip Technology

Back Button TC1303B-AO2EUN Datasheet HTML 11Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 12Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 13Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 14Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 15Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 16Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 17Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 18Page - Microchip Technology TC1303B-AO2EUN Datasheet HTML 19Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 30 page
background image
© 2005 Microchip Technology Inc.
DS21949A-page 15
TC1303B
3.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1:
PIN FUNCTION TABLE
3.1
LDO Shutdown Input Pin (SHDN2)
SHDN2 is a logic level input used to turn the LDO Reg-
ulator on and off. A logic high (> 45% of VIN), will enable
the regulator output. A logic low (< 15% of VIN) will
ensure that the output is turned off.
3.2
LDO Input Voltage Pin (VIN2)
VIN2 is a LDO power input supply pin. Connect variable
input voltage source to VIN2. Connect VIN1 and VIN2
together with board traces as short as possible. VIN2
provides the input voltage for the LDO regulator. An
additional capacitor can be added to lower the LDO
regulator input ripple voltage.
3.3
LDO Output Voltage Pin (VOUT2)
VOUT2 is a regulated LDO output voltage pin. Connect
a 1 µF or larger capacitor to VOUT2 and AGND for proper
operation.
3.4
Power-Good Output Pin (PG)
PG is an output level indicating that VOUT2 (LDO) is
within 94% of regulation. The PG output is configured
as a push-pull for the TC1303B.
3.5
Analog Ground Pin (AGND)
AGND is the analog ground connection. Tie AGND to the
analog portion of the ground plane (AGND). See the
physical layout information in Section 5.0 “Application
Circuits/Issues” for grounding recommendations.
3.6
Buck Regulator Output Sense Pin
(VFB/VOUT1)
For VOUT1 adjustable output voltage options, connect
the center of the output voltage divider to the VFB pin.
For fixed-output voltage options, connect the output of
the buck regulator to this pin (VOUT1).
3.7
Buck Regulator Shutdown Input
Pin (SHDN1)
SHDN1 is a logic level input used to turn the buck
regulator on and off. A logic-high (> 45% of VIN), will
enable the regulator output. A logic-low (< 15% of VIN)
will ensure that the output is turned off.
3.8
Buck Regulator Input Voltage Pin
(VIN1)
VIN1 is the buck regulator power input supply pin.
Connect a variable input voltage source to VIN1.
Connect VIN1 and VIN2 together with board traces as
short as possible.
3.9
Buck Inductor Output Pin (LX)
Connect LX directly to the buck inductor. This pin
carries large signal-level current; all connections
should be made as short as possible.
3.10
Power Ground Pin (PGND)
Connect all large-signal level ground returns to PGND.
These large-signal, level ground traces should have a
small loop area and length to prevent coupling of
switching noise to sensitive traces. Please see the
physical layout information supplied in Section 5.0
“Application
Circuits/Issues”
for
grounding
recommendations.
3.11
Exposed Pad (EP)
For the DFN package, connect the EP to AGND with
vias into the AGND plane.
Pin No.
Name
Function
1
SHDN2
Active Low Shutdown Input for LDO Output Pin
2VIN2
Analog Input Supply Voltage Pin
3VOUT2
LDO Output Voltage Pin
4
PG
Power-good Output Pin
5AGND
Analog Ground Pin
6VFB / VOUT1 Buck Feedback Voltage (Adjustable Version) / Buck Output Voltage (Fixed Version) Pin
7
SHDN1
Active Low Shutdown Input for Buck Regulator Output Pin
8VIN1
Buck Regulator Input Voltage Pin
9LX
Buck Inductor Output Pin
10
PGND
Power Ground Pin
EP
Exposed
Pad
For the DFN package, the center exposed pad is a thermal path to remove heat from the
device. Electrically this pad is at ground potential and should be connected to AGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com