Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADL8111ACCZN-R7 Datasheet(PDF) 20 Page - Analog Devices

Part # ADL8111ACCZN-R7
Description  10 MHz to 8 GHz Bypass Amplifier
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADL8111ACCZN-R7 Datasheet(HTML) 20 Page - Analog Devices

Back Button ADL8111ACCZN-R7 Datasheet HTML 16Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 17Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 18Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 19Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 20Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 21Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 22Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 23Page - Analog Devices ADL8111ACCZN-R7 Datasheet HTML 24Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 20 / 24 page
background image
Data Sheet
ADL8111
THEORY OF OPERATION
analog.com
Rev. A | 20 of 24
The ADL8111 integrates an amplifier with two switching networks
located at the RF input and output. The amplifier, which is internally
ac-coupled on its input and output, uses a gallium arsenide (GaAs)
LNA die from the HMC8411. The switching network employs robust
silicon-on-insulator (SOI) technology for fast switching and a short
settling time. This integrated solution has four different signal path
states available: an internal amplifier, an internal bypass, External
Bypass A, and External Bypass B. Signal path states are controlled
through the digital pins, VA and VB, using 1.4 V high and 0 V low
logic (see Figure 80 to Figure 83). The internal amplifier is biased
up by applying 5 V to VDD_PA, and the internal switches are biased
up by applying +3.3 V and −3.3 V to VDD_SW and VSS_SW,
respectively. DC bias to the switches is independent of the LNA.
Turning off bias to VDD_PA to the LNA provides better isolation
between RF ports.
SIGNAL PATH STATES FOR DIGITAL CONTROL
INPUTS
Figure 80. External Bypass A, VA = 0 V and VB = 0 V
Figure 81. Internal Amplifier, VA = 0 V and VB = 3.3 V
Figure 82. Internal Bypass, VA = 3.3 V and VB = 0 V
Figure 83. External Bypass B, VA = 3.3 V and VB = 3.3 V
Table 8. Truth Table
State Name
Digital Control Inputs
Signal Path State
VA
VB
External Bypass A
Low
Low
RFIN to OUT_A, IN_A to RFOUT
Internal Amplifier
Low
High
RFIN to RFOUT through amplifier path
Internal Bypass
High
Low
RFIN to RFOUT through bypass path
External Bypass B
High
High
RFIN to OUT_B, IN_B to RFOUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com