P4C187 datasheet(4/12 Pages) PYRAMID

4 / 12 page

P4C187/187L

Page 4 of 12

Document # SRAM111 REV B

Notes:

5. CE is LOW and WE is HIGH for READ cycle.

6. WE is HIGH, and address must be valid prior to or coincident with CE

transition LOW.

7. Transition is measured ±200mV from steady state voltage prior to

change with specified loading in Figure 1. This parameter is sampled

and not 100% tested.

8. Read Cycle Time is measured from the last valid address to the first

transitioning address.

TIMING WAVEFORM OF READ CYCLE NO. 2(6)

TIMING WAVEFORM OF READ CYCLE NO. 1(5)

AC CHARACTERISTICS—READ CYCLE

CC = 5V ± 10%, All Temperature Ranges)

(2)

MinMax MinMax MinMax MinMax MinMax MinMax MinMax MinMax MinMax MinMax

tRC

Read Cycle Time

tAA

Address Access Time

tAC

Chip Enable Access Time

tOH

Output Hold from Address Change

2222222

222

tLZ

Chip Enable to Output in Low Z

2222222

222

tHZ

Chip Disable to Output in High Z

tPU

Chip Enable to Power Up Time

0000000

000

tPD

Chip Disable to Power Down Time

Parameter

Symbol

-10

-12

-45

-55

-70

-85

-15

-20

-25

-35

P4C187 Datasheet(PDF) 4 Page - Pyramid Semiconductor Corporation

P4C187 Datasheet(HTML) 4 Page - Pyramid Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL