| Electronic Components Datasheet Search |
|
HV9906P Datasheet(PDF) 6 Page - Supertex, Inc |
|
|
|||||||||||||||||||||||||||||
HV9906P Datasheet(HTML) 6 Page - Supertex, Inc |
|
6 / 11 page ![]() 6 9/20/2004 Supertex, Inc. 1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 222-8888 FAX: (408) 222-4895 www.supertex.com HV9906 Design Information Programming On Time The instantaneous voltage applied to the VON pin determines the gate drive output on time for the VCO cycle. The on time is inversely proportional to the voltage applied to the VON pin and may be calculated using the following equation: 6 ON ON 10 V 0.65 0.085 T − × ⎥ ⎦ ⎤ ⎢ ⎣ ⎡ + ≈ Where the effective control range of VON is limited between 0.2V and 6V. For VON = 0V P(VON) defaults to a nominal maximum of 17.8 µS. Depending on the converter topology and worst case operating conditions the minimum on time and thus the duty cycle may be programmed. Programming the Sense Inputs The PS and NS sense pins are regulated at +1V and each needs to be programmed to source the same current at the converter output regulation set point. In order to calculate the values of RNS and RPS, the maximum sense current, which will avoid integrator saturation, must be determined. Since by design the circuit will inherently soft start from its lowest frequency, the designer only needs to establish the lowest operating frequency (fMIN) for the design, which corresponds to minimum converter output power under closed loop control. Once this frequency is established the maximum PS pin sense current IPS(MAX), which occurs during start up when VPSENSE = VNSENSE, can be calculated using the following equation. MIN SAT MIN ) MAX ( PS f V C I × × = Where CMIN is the minimum value of the integrator capacitors, VSAT is the minimum saturation level of the integrators and fMIN is the minimum operating frequency of the converter. Inserting these values the above equation can be simplified. MIN 12 ) MAX ( PS f 6 ) 10 20 ( ) 95 . 0 ( I × × × × = − MIN 10 ) MAX ( PS f 10 14 . 1 I × × = − For the general case, where at regulation neither sensed node might be at ground potential, the following equation may be used to calculate the required RPS resistor value where VPSENSE(MIN) is the most negative value that the node will see during starting or normal operation. ) MAX ( PS ) MIN ( PSENSE PS I V V 1 R − = Once the value of RPS has been determined the IPS and INS sense currents at the regulation point can be calculated and the value of RNS can be determined as follows. NS PS I I = NS NSENSE NS I V V 1 R − = Where INS = IPS = average current in the NS and PS pins at stable output regulation, VNSENSE is the most negative sensed node voltage with respect to +1V and VPSENSE is the least negative sensed node voltage with respect +1V. VNSENSE and VPSENSE must be less than +1V and VNSENSE is always more negative than VPSENSE. Example 1. For a converter operating at a minimum frequency of 50KHz and sensing a –1V feedback node voltage with respect to ground, the resistors connected in series with the PS and NS pins will be determined as follows. A 7 . 5 10 5 10 14 . 1 I 4 10 ) MAX ( PS µ = × × × = − To provide a margin of safety let IPS(MAX) = 5µA. Since in this configuration the resistor in series with the PS pin is connected to ground, the sense node voltage VPSENSE(MIN) = 0V. Ω = × − = − = − k 200 10 5 ) 0 ( 1 I V V 1 R 6 ) MAX ( PS ) MIN ( PSENSE PS Ω = × − − = − = − k 400 10 5 ) 1 ( 1 I V V 1 R 6 NS NSENSE NS Example 2. For a converter operating at a minimum frequency of 100KHz and sensing a +0.5V feedback node voltage with respect to ground, the resistors connected in series with the PS and NS pins will be determined as follows. A 4 . 11 10 1 10 14 . 1 I 5 10 ) MAX ( PS µ = × × × = − To provide a margin of safety let IPS(MAX) = 10µA. In this configuration the most negative value of VPSENSE(MIN) occurs during startup at which time it is 0V. Ω = × + − = − = − k I V V R MAX PS MIN PSENSE PS 50 10 10 ) 5 . 0 ( 1 1 6 ) ( ) ( Ω = × − = − = − k I V V R NS NSENSE NS 100 10 10 0 1 1 6 Protection The HV9906 used as a current source is inherently protected in the case of an output short. Over voltage protection is easily accomplished, in the flyback-buck application for example, with no more than two diodes. Simple protection for voltage mode applications, and other topologies is easy to accomplish. Call for more information. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |