Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GL9711 Datasheet(PDF) 21 Page - GENESYS LOGIC

Part # GL9711
Description  PCI ExpressTM PIPE x1 PHY
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENESYS [GENESYS LOGIC]
Direct Link  http://www.genesyslogic.com
Logo GENESYS - GENESYS LOGIC

GL9711 Datasheet(HTML) 21 Page - GENESYS LOGIC

Back Button GL9711 Datasheet HTML 17Page - GENESYS LOGIC GL9711 Datasheet HTML 18Page - GENESYS LOGIC GL9711 Datasheet HTML 19Page - GENESYS LOGIC GL9711 Datasheet HTML 20Page - GENESYS LOGIC GL9711 Datasheet HTML 21Page - GENESYS LOGIC GL9711 Datasheet HTML 22Page - GENESYS LOGIC GL9711 Datasheet HTML 23Page - GENESYS LOGIC GL9711 Datasheet HTML 24Page - GENESYS LOGIC GL9711 Datasheet HTML 25Page - GENESYS LOGIC Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 42 page
background image
GL9711 PCI Express
TM PIPE x1 PHY
©2000-2006 Genesys Logic Inc. - All rights reserved.
Page 21
Offset 02h – LPBKTEST …………………………………………..…………. Default value = 8’h00
BIST0
BIST1
BIST2
--
BCN19
BCN18
BCN17
BCN16
R/W
R/W
R/W
--
R/W
R/W
R/W
R/W
7-5 BIST[0:2]
Select of built-in test pattern
Bit
Pattern
00x
BIST disabled
100
0000000000
0000000000
010
1111111111
1111111111
110
0101010101
0101010101
101
0011111010
1010101010
1100000101
0101010101
011
0011111010
10100
*01010
1100000101
01011
*10101
111
PRBS pattern
It should be noted that the expected pattern while BIST[0:2]=011 is the same as
BIST[0:2]=101. But when coming out of the transmitter, the two bits with “*” in
BIST[0:2]=011 are different from BIST[0:2]=101. As a result, even when there is
no bit error, there will be bit errors intentionally introduced to verify the BIST
circuit is functional.
4 RESERVED
-
3-0 BCN[19:16]
Data pattern for beacon and TXTEST
Offset 03h – BCNPAT2 ………………………………………………….……. Default value = 8’h03
BCN15
BCN14
BCN13
BCN12
BCN11
BCN10
BCN9
BCN8
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7-0 BCN[15:8]
Data pattern for beacon and TXTEST
Offset 04h – BCNPAT3 ………………………………………………….……. Default value = 8’hFF
BCN7
BCN6
BCN5
BCN4
BCN3
BCN2
BCN1
BCN0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7-0 BCN[7:0]
Data pattern for beacon and TXTEST
Offset 0Ch – BT ……………...…………………………………………...……. Default value = 8’h00
--
--
DDR
REN
TXTEST
PLPBK
SKPDEL
SKPADD
--
--
R/W
R/W
R/W
R/W
R/W
R/W
7-6
RESERVED
-
5
DDR
Enable DDR at PIPE interface and make PCLK = 125MHz @ 8/10-bit mode
4
REN
Enable terminator for REFCLKP/N
3 TXTEST
Enable transmitter test with data pattern BCN[19:0], which are programmed in
REG02h, 03h and 04h
2 PLPBK
Enable parallel loopback of PCS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com