Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L6731BTR Datasheet(PDF) 6 Page - STMicroelectronics

Part # L6731BTR
Description  Adjustable step-down controller with synchronous rectification Dedicated to DDR Memory
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6731BTR Datasheet(HTML) 6 Page - STMicroelectronics

Back Button L6731BTR Datasheet HTML 2Page - STMicroelectronics L6731BTR Datasheet HTML 3Page - STMicroelectronics L6731BTR Datasheet HTML 4Page - STMicroelectronics L6731BTR Datasheet HTML 5Page - STMicroelectronics L6731BTR Datasheet HTML 6Page - STMicroelectronics L6731BTR Datasheet HTML 7Page - STMicroelectronics L6731BTR Datasheet HTML 8Page - STMicroelectronics L6731BTR Datasheet HTML 9Page - STMicroelectronics L6731BTR Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
Pin connections and functions
L6731B
6/24
3
Pin connections and functions
Figure 2.
Pins connection ( Top view)
Table 3.
Pin functions
Pin n.
Name
Function
1
PGOOD
This pin is an open collector output and it is pulled low if the output voltage is not
within the specified thresholds (90%-110%). If not used it may be left floating. Pull-up
this pin to VCCDR with a 10K resistor to obtain a logical signal.
2
VTTREF
This pin is connected to the output of an internal buffer that provides ½ of DDR-IN.
This pin can be connected to the VTTREF input of the DDR memory itself. Filter to GND
with 10nF capacitor.
3
SGND
All the internal references are referred to this pin.
4
FB
This pin is connected to the error amplifier inverting input. Connect it to VOUT through
the compensation network. This pin is also used to sense the output voltage in order
to manage the over voltage conditions and the PGood signal.
5
COMP
This pin is connected to the error amplifier output and is used to compensate the
voltage control feedback loop.
6
SS/INH
The soft-start time is programmed connecting an external capacitor from this pin and
GND. The internal current generator forces a current of 10
µA through the capacitor.
When the voltage at this pin is lower than 0.5V the device is disabled.
7
DDR-IN
By setting the voltage at this pin is possible to select the internal/external reference
and the switching frequency:
VEAREF 0-80% of VCCDR -> External Reference/FSW=250KHz
VEAREF = 80%-95% of VCCDR -> VREF = 0.6V/FSW=500KHz
VEAREF = 95%-100% of VCCDR -> VREF = 0.6V/FSW=250KHz
An internal clamp limits the maximum VEAREF at 2.5V (typ.). The device captures the
analog value present at this pin at the start-up when VCC meets the UVLO threshold.
1
2
3
4
5
6
11
12
HTSSOP16
13
14
15
16
SGND
DDR-IN
FB
PGOOD
VTTREF
COMP
VCC
LGATE
PHASE
SS/INH
PGND
7
10
VCCDR
BOOT
HGATE
8
9
OCL
OCH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com