Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EM78452WM Datasheet(PDF) 14 Page - ELAN Microelectronics Corp

Part # EM78452WM
Description  8-Bit Microcontroller
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EMC [ELAN Microelectronics Corp]
Direct Link  http://www.emc.com.tw
Logo EMC - ELAN Microelectronics Corp

EM78452WM Datasheet(HTML) 14 Page - ELAN Microelectronics Corp

Back Button EM78452WM Datasheet HTML 10Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 11Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 12Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 13Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 14Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 15Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 16Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 17Page - ELAN Microelectronics Corp EM78452WM Datasheet HTML 18Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 54 page
background image
EM78452
8-Bit Microcontroller
10
•
Product Specification (V1.0) 10.18.2007
(This specification is subject to change without further notice)
5.1.13 RF (PWP: Pulse Width Preset Register)
Address Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x0F
PWP/RF PWP7
PWP6
PWP5
PWP4
PWP3
PWP2
PWP1
PWP0
PWP7~PWP0 are the set of bits with pulse width preset in advance for the desired
width of the baud clock.
5.1.14 R20~R3E (General-purpose Register)
RA~R1F, and R20~R3E (including Banks 0~3) are general-purpose registers.
5.1.15 R3F (Interrupt Status Register)
Address Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x3F
ISR/R3F
-
-
-
-
TM1IF
SPIIF
EXIF
TCIF
Bits 7~4: not used, read as “0”.
Bit 3 (TM1IF): Timer 1 interrupt flag. Set by the comparator at Timer 1 application, flag
is cleared by software.
Bit 2 (SPIIF): SPI interrupt flag. Set during data transmission completed, flag is
cleared by software.
Bit 1 (EXIF): External interrupt flag. Set by a falling edge on the /INT pin, flag is cleared
by software
Bit 0 (TCIF): TCC overflow interrupt flag. Set as TCC overflows; flag is cleared by
software.
0 : means no interrupt occurs
1 : means with interrupt request
R3F can be cleared by instruction, but cannot be set by instruction.
IOCF is the interrupt mask register.
Note that when reading R3F it will result to "logic AND" of R3F and IOCF.
PSR2
PSR1
PSR0
TCC Rate
WDT Rate
0
0
0
1:2
1:1
0
0
1
1:4
1:2
0
1
0
1:8
1:4
0
1
1
1:16
1:8
1
0
0
1:32
1:16
1
0
1
1:64
1:32
1
1
0
1:128
1:64
1
1
1
1:256
1:128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com