Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCV304TPWREP Datasheet(PDF) 5 Page - Texas Instruments

Part # CDCV304TPWREP
Description  200-MHz GENERAL-PURPOSE CLOCK BUFFER, PCI-X COMPLIANT
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

CDCV304TPWREP Datasheet(HTML) 5 Page - Texas Instruments

  CDCV304TPWREP Datasheet HTML 1Page - Texas Instruments CDCV304TPWREP Datasheet HTML 2Page - Texas Instruments CDCV304TPWREP Datasheet HTML 3Page - Texas Instruments CDCV304TPWREP Datasheet HTML 4Page - Texas Instruments CDCV304TPWREP Datasheet HTML 5Page - Texas Instruments CDCV304TPWREP Datasheet HTML 6Page - Texas Instruments CDCV304TPWREP Datasheet HTML 7Page - Texas Instruments CDCV304TPWREP Datasheet HTML 8Page - Texas Instruments CDCV304TPWREP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
CDCV304-EP
www.ti.com
SCAS927A – MARCH 2012
SWITCHING CHARACTERISTICS
VDD = 2.5 V ± 10%, CL= 10 pF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
tPLH
Low-to-high propagation delay
2
2.9
4.5
See Figure 1 and Figure 2
ns
tPHL
High-to-low propagation delay
2
3
4.5
tsk(o)
Output skew(2)
See Figure 3
50
150
ps
tr
Output rise slew rate(3)
1
2.2
4
V/ns
tf
Output fall slew rate(3)
1
2.2
4
V/ns
(1)
All typical values are with respect to nominal VDD.
(2)
The tsk(o) specification is only valid for equal loading of all outputs and TA = -40°C to 85°C.
(3)
This symbol is according to PCI-X terminology.
SWITCHING CHARACTERISTICS
VDD = 3.3 V ± 10%, CL= 10 pF (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
tPLH
Low-to-high propagation delay
1.8
2.4
3.8
See Figure 1 and Figure 2
ns
tPHL
High-to-low propagation delay
1.8
2.5
3.8
tsk(o)
Output skew(2)
50
100
ps
12 kHz to 5 MHz, fout = 30.72 MHz
63
tjitter
Additive phase jitter from input to output 1Y0
fs rms
12 kHz to 20 MHz, fout = 125 MHz
56
tsk(p)
Pulse skew
VIH = VDD, VIL = 0 V
180
ps
tsk(pr)
Process skew
0.2
ns
tsk(pp)
Part-to-part skew
0.25
ns
66 MHz
6
thigh
Clock high time, see Figure 4
ns
140 MHz
2.2
66 MHz
6
tlow
Clock low time, see Figure 4
ns
140 MHz
3
tr
Output rise slew rate(3)
1
2.7
4
V/ns
tf
Output fall slew rate(3)
1
2.7
4
V/ns
(1)
All typical values are with respect to nominal VDD.
(2)
The tsk(o) specification is only valid for equal loading of all outputs and and TA = -40°C to 85°C.
(3)
This symbol is according to PCI-X terminology.
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): CDCV304-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com