Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LMK02002 Datasheet(PDF) 7 Page - Texas Instruments

Part # LMK02002
Description  LMK02002 Precision Clock Conditioner with Integrated PLL
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMK02002 Datasheet(HTML) 7 Page - Texas Instruments

Back Button LMK02002 Datasheet HTML 3Page - Texas Instruments LMK02002 Datasheet HTML 4Page - Texas Instruments LMK02002 Datasheet HTML 5Page - Texas Instruments LMK02002 Datasheet HTML 6Page - Texas Instruments LMK02002 Datasheet HTML 7Page - Texas Instruments LMK02002 Datasheet HTML 8Page - Texas Instruments LMK02002 Datasheet HTML 9Page - Texas Instruments LMK02002 Datasheet HTML 10Page - Texas Instruments LMK02002 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
LMK02002
www.ti.com
SNAS418 – AUGUST 2007
Charge Pump Current Specification Definitions (continued)
Charge Pump Sink Current vs. Charge Pump Output Source Current Mismatch
Charge Pump Output Current Magnitude Variation vs. Temperature
Functional Description
The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication,
and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop
(PLL), and four LVPECL clock output distribution blocks.
Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable
delay, a clock output mux, and an LVPECL output buffer. This allows multiple integer-related and phase-adjusted
copies of the reference to be distributed to eight system components.
The clock conditioner comes in a 48-pin WQFN package and is footprint compatible with other clocking devices
in the same family.
BIAS PIN
To properly use the device, bypass Bias (pin 36) with a low leakage 1 µF capacitor connected to Vcc. This is
important for low noise performance.
LDO BYPASS
To properly use the device, bypass LDObyp1 (pin 9) with a 10 µF capacitor and LDObyp2 (pin 10) with a 0.1 µF
capacitor.
OSCILLATOR INPUT PORT (OSCin, OSCin*)
The purpose of OSCin is to provide the PLL with a reference signal. The OSCin port must be AC coupled, refer
to the System Level Diagram in the Application Information section. The OSCin port may be driven single
endedly by AC grounding OSCin* with a 0.1 µF capacitor.
FREQUENCY INPUT PORT (Fin, Fin*)
The purpose of Fin is to provide the PLL with a feedback signal from an external oscillator. The Fin port may be
driven single endedly by AC grounding Fin*.
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LMK02002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com