RCL K

OE

SRCLR

SRCLK

SER

13

12

10

11

14

D

R

15

1

QA

QB

QC

Q

D

R

Q

D

Q

D

Q

2

QD

3

QE

4

QF

5

QG

6

D

R

7

9

QH¶

Q

D

Q

QH

10

SN74HCS596-Q1

SCLS805 – JUNE 2020

www.ti.com

Product Folder Links: SN74HCS596-Q1

Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated

8 Detailed Description

8.1 Overview

Figure 10 describes the SN74HCS596-Q1, an 8-bit shift register that feeds an 8-bit D-type storage register. Both

the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are

connected together, the shift register always is one clock pulse ahead of the storage register. All inputs include

Schmitt-triggers allowing for slow input transitions and providing more noise margin. Outputs QA through QH are

open-drain which require a pull-up resistor to output a High. The serial output QH’ is push-pull.

8.2 Functional Block Diagram

Figure 10. Logic Diagram (Positive Logic) for SN74HCS596-Q1

8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may

create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without

being damaged. It is important for the output power of the device to be limited to avoid damage due to over-

current. The electrical and thermal limits defined in the Absolute Maximum Ratings must be followed at all times.

The SN74HCS596-Q1 can drive a load with a total capacitance less than or equal to the maximum load listed in

the Switching Characteristics connected to a high-impedance CMOS input while still meeting all of the datasheet

specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided

load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output

and the capacitor to limit output current to the values given in the Absolute Maximum Ratings.