Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ZL40268 Datasheet(PDF) 36 Page - Microchip Technology

Part # ZL40268
Description  Low Skew, Low Additive Jitter 8 Output HCSL/LVDS/
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ZL40268 Datasheet(HTML) 36 Page - Microchip Technology

Back Button ZL40268 Datasheet HTML 32Page - Microchip Technology ZL40268 Datasheet HTML 33Page - Microchip Technology ZL40268 Datasheet HTML 34Page - Microchip Technology ZL40268 Datasheet HTML 35Page - Microchip Technology ZL40268 Datasheet HTML 36Page - Microchip Technology ZL40268 Datasheet HTML 37Page - Microchip Technology ZL40268 Datasheet HTML 38Page - Microchip Technology ZL40268 Datasheet HTML 39Page - Microchip Technology ZL40268 Datasheet HTML 40Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 56 page
background image
ZL40268
DS20006412C-page 36
 2020-2021 Microchip Technology Inc.
—
TABLE 4-12:
HCSL OUTPUTS (PCIE ELECTRICAL CHARACTERISTICS)
FOR VDDO = 3.3V AND 2.5V
Note 1
Parameter
Symbol
Min
Typ.
Max
Units
Condition
Rising edge rate
Rise Rate
1.4
1.75
4
V/ns
Note 3, Note 4
Falling edge rate
Fall Rate
1.4
1.75
4
V/ns
Note 3, Note 4
Differential high voltage
VIH
0.6
V
Note 3
Differential low voltage
VIL
—
–0.6
V
Note 3
Single-ended high voltage
VSIH
0.65
0.75
0.85
V
DC measurement
Single-ended low voltage
VSIL
–20
0
20
mV
DC measurement
Absolute crossing voltage
VCROSS
0.25
0.55
V
Note 2, Note 5,
Note 6
Variation of VCROSS over all rising
clock edges
VCROSS
—0.140
V
Note 2, Note 5,
Note 9
Ring back voltage margin
VRB
–0.55
0.55
V
Note 3, Note 10
Time before VRB is allowed
tSTABLE
4.6
ns
Note 3, Note 10
Cycle-to-cycle additive jitter
tJCC
—4.6
5.8
ps
peak to peak
Note 3
Absolute Maximum voltage
VMAX
—1.15
—
Note 2, Note 7
Absolute Minimum voltage
VMIN
–0.3
—
Note 2, Note 8
Output Duty Cycle (when input has
50% duty cycle)
Duty Cycle
48
50
52
%
Note 3
Rising to falling edge matching
r/f match
—
20
%
Note 2, Note 11
Clock Source DC impedance (CK)
ZC-DC_CK
—50
Ω
DC measurement
Clock Source DC impedance (CK#)
ZC-DC_CK#
—50
Ω
DC measurement
Output frequency
FMAX
0
400
MHz
—
Output to output skew
tOOSK
—50
ps
—
Device to device output skew
tDOOSK
—
129
ps
—
Input to output delay
tIOD
0.8
1
1.2
ns
—
Output enable time
tEN
—
5
cycles
—
Output disable time
tDIS
—
5
cycles
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com