Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN65MLVD201 Datasheet(PDF) 6 Page - Texas Instruments

Part # SN65MLVD201
Description  MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

SN65MLVD201 Datasheet(HTML) 6 Page - Texas Instruments

Back Button SN65MLVD201 Datasheet HTML 2Page - Texas Instruments SN65MLVD201 Datasheet HTML 3Page - Texas Instruments SN65MLVD201 Datasheet HTML 4Page - Texas Instruments SN65MLVD201 Datasheet HTML 5Page - Texas Instruments SN65MLVD201 Datasheet HTML 6Page - Texas Instruments SN65MLVD201 Datasheet HTML 7Page - Texas Instruments SN65MLVD201 Datasheet HTML 8Page - Texas Instruments SN65MLVD201 Datasheet HTML 9Page - Texas Instruments SN65MLVD201 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 31 page
background image
www.ti.com
RECEIVER SWITCHING CHARACTERISTICS
SN65MLVD201, SN65MLVD203
SN65MLVD206, SN65MLVD207
SLLS558C – DECEMBER 2002 – REVISED JANUARY 2007
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
tpLH
Propagation delay time, low-to-high-level output
2
4
6
ns
tpHL
Propagation delay time, high-to-low-level output
2
4
6
ns
tr
Output signal rise time
1
2.3
ns
tf
Output signal fall time
CL = 15 pF, See Figure 10
1
2.3
ns
Type 1
100
300
ps
tsk(p)
Pulse skew (|tpHL – tpLH|)
Type 2
300
500
ps
tsk(pp)
Part-to-part skew(2)
1
ns
tjit(per)
Period jitter, rms (1 standard deviation) (3)
100 MHz clock input(4)
4
7
ps
Type 1
300
700
ps
tjit(pp)
Peak-to-peak jitter(3)(5)
200 Mbps 215–1 PRBS input(6)
Type 2
450
800
ps
tpHZ
Disable time, high-level-to-high-impedance output
10
ns
tpLZ
Disable time, low-level-to-high-impedance output
10
ns
See Figure 11
tpZH
Enable time, high-impedance-to-high-level output
15
ns
tpZL
Enable time, high-impedance-to-low-level output
15
ns
(1)
All typical values are at 25
°C and with a 3.3-V supply voltage.
(2)
tsk(pp) is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both
devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
(3)
Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
(4)
VID = 200 mVpp (LVD201, 203), VID = 400 mVpp (LVD206, 207), Vcm = 1 V, tr = tf = 0.5 ns (10% to 90%), measured over 30 k samples.
(5)
Peak-to-peak jitter includes jitter due to pulse skew (tsk(p)).
(6)
VID = 200 mVpp (LVD201, 203), VID = 400 mVpp (LVD206, 207), Vcm = 1 V, tr = tf = 0.5 ns (10% to 90%), measured over 100 k samples.
6
Submit Documentation Feedback
Copyright © 2002–2007, Texas Instruments Incorporated
Product Folder Link(s): SN65MLVD201 SN65MLVD203 SN65MLVD206 SN65MLVD207



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com