Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CD74HC173M Datasheet(PDF) 6 Page - Texas Instruments

Part # CD74HC173M
Description  CDx4HC173, CDx4HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three- State
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

CD74HC173M Datasheet(HTML) 6 Page - Texas Instruments

Back Button CD74HC173M Datasheet HTML 2Page - Texas Instruments CD74HC173M Datasheet HTML 3Page - Texas Instruments CD74HC173M Datasheet HTML 4Page - Texas Instruments CD74HC173M Datasheet HTML 5Page - Texas Instruments CD74HC173M Datasheet HTML 6Page - Texas Instruments CD74HC173M Datasheet HTML 7Page - Texas Instruments CD74HC173M Datasheet HTML 8Page - Texas Instruments CD74HC173M Datasheet HTML 9Page - Texas Instruments CD74HC173M Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
PARAMETER
TEST
CONDITIONS
(1)
VCC
25°C
–40°C to 85°C
–55°C to 125°C
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
IOZ
Three-state leakage
current
5.5
±0.5
±5.0
±10
µA
(1)
VI = VIH or VIL, unless otherwise noted.
(2)
For dual-supply systems theoretical worst case (VI = 2.4 V, VCC = 5.5 V) specification is 1.8 mA.
(3)
Inputs held at VCC – 2.1.
5.5 Switching Characteristics
Input tt = 6ns. Unless otherwise specified, CL = 50pF
PARAMETER
VCC(V)
25°C
-40°C to
85°C
-55°C to
125°C
UNIT
TYP
MAX
MAX
MAX
HC TYPES
tpd
Propagation delay, clock to
output
2
200
250
300
ns
4.5
17
(1)
40
50
60
6
34
43
51
tpd
Propagation delay, MR to output
2
175
220
265
ns
4.5
12
(1)
35
44
53
6
30
37
45
tpd
Propagation delay output enable
to Q (Figure 6)
2
150
190
225
ns
4.5
12
(1)
30
38
45
6
26
33
38
tt
Output transition times
2
60
75
90
ns
4.5
12
15
18
6
10
13
15
fMAX
Maximum clock frequency
5
60
(1)
MHz
Ci
Input capacitance
10
10
10
pF
CO
Three-state output capacitance
10
10
10
pF
Cpd (2) (3)
Power dissipation capacitance
5
29
pF
HCT TYPES
tpd
Propagation delay, clock to
output
4.5
17
(1)
40
50
60
ns
tpd
Propagation delay, MR to output
4.5
18
(1)
44
55
66
ns
tpd
Propagation delay output enable
to Q (Figure 6)
2
150
190
225
ns
4.5
14
(1)
30
38
45
6
26
33
38
tt
Output transition times
4.5
15
19
22
ns
fMAX
Maximum clock frequency
5
60
(1)
MHz
Ci
Input capacitance
10
10
10
pF
Cpd (2) (3)
Power dissipation capacitance
5
34
pF
(1)
Typical value tested at 5V, CL = 15pF.
(2)
CPD is used to determine th edynamic power consumption, per package.
(3)
PD = VCC 2fi + Σ (CL VCC 2 + fO) where fi = Input Frequency, CL = Output Load Capacitance, VCC = Supply Voltage.
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173
SCHS158F – NOVEMBER 1998 – REVISED MARCH 2022
www.ti.com
6
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: CD54HC173 CD74HC173 CD54HCT173 CD74HCT173



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com